Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
5b2179e8
Commit
5b2179e8
authored
Feb 03, 1999
by
Gavin Romig-Koch
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
undo last revision; I commited more stuff than I intended.
From-SVN: r25005
parent
de52e202
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
18 additions
and
19 deletions
+18
-19
gcc/config/mips/mips.md
+18
-19
No files found.
gcc/config/mips/mips.md
View file @
5b2179e8
...
@@ -2248,7 +2248,7 @@
...
@@ -2248,7 +2248,7 @@
if (!TARGET_NO_CHECK_ZERO_DIV)
if (!TARGET_NO_CHECK_ZERO_DIV)
{
{
emit_insn (gen_div_trap (operands
[
2
]
,
emit_insn (gen_div_trap (operands
[
2
]
,
GEN_INT (0
),
copy_to_mode_reg (SImode, GEN_INT (0)
),
GEN_INT (0x7)));
GEN_INT (0x7)));
}
}
if (TARGET_CHECK_RANGE_DIV)
if (TARGET_CHECK_RANGE_DIV)
...
@@ -2298,7 +2298,7 @@
...
@@ -2298,7 +2298,7 @@
if (!TARGET_NO_CHECK_ZERO_DIV)
if (!TARGET_NO_CHECK_ZERO_DIV)
{
{
emit_insn (gen_div_trap (operands
[
2
]
,
emit_insn (gen_div_trap (operands
[
2
]
,
GEN_INT (0
),
copy_to_mode_reg (DImode, GEN_INT (0)
),
GEN_INT (0x7)));
GEN_INT (0x7)));
}
}
if (TARGET_CHECK_RANGE_DIV)
if (TARGET_CHECK_RANGE_DIV)
...
@@ -2348,7 +2348,7 @@
...
@@ -2348,7 +2348,7 @@
if (!TARGET_NO_CHECK_ZERO_DIV)
if (!TARGET_NO_CHECK_ZERO_DIV)
{
{
emit_insn (gen_div_trap (operands
[
2
]
,
emit_insn (gen_div_trap (operands
[
2
]
,
GEN_INT (0
),
copy_to_mode_reg (SImode, GEN_INT (0)
),
GEN_INT (0x7)));
GEN_INT (0x7)));
}
}
...
@@ -2389,7 +2389,7 @@
...
@@ -2389,7 +2389,7 @@
if (!TARGET_NO_CHECK_ZERO_DIV)
if (!TARGET_NO_CHECK_ZERO_DIV)
{
{
emit_insn (gen_div_trap (operands
[
2
]
,
emit_insn (gen_div_trap (operands
[
2
]
,
GEN_INT (0
),
copy_to_mode_reg (DImode, GEN_INT (0)
),
GEN_INT (0x7)));
GEN_INT (0x7)));
}
}
...
@@ -2414,7 +2414,7 @@
...
@@ -2414,7 +2414,7 @@
(define_expand "div_trap"
(define_expand "div_trap"
[
(trap_if (eq (match_operand 0 "register_operand" "d")
[
(trap_if (eq (match_operand 0 "register_operand" "d")
(match_operand 1 "
true_
reg_or_0_operand" "dJ"))
(match_operand 1 "reg_or_0_operand" "dJ"))
(match_operand 2 "immediate_operand" ""))]
(match_operand 2 "immediate_operand" ""))]
""
""
"
"
...
@@ -2428,7 +2428,7 @@
...
@@ -2428,7 +2428,7 @@
(define_insn "div_trap_normal"
(define_insn "div_trap_normal"
[
(trap_if (eq (match_operand 0 "register_operand" "d")
[
(trap_if (eq (match_operand 0 "register_operand" "d")
(match_operand 1 "
true_
reg_or_0_operand" "dJ"))
(match_operand 1 "reg_or_0_operand" "dJ"))
(match_operand 2 "immediate_operand" ""))]
(match_operand 2 "immediate_operand" ""))]
"!TARGET_MIPS16"
"!TARGET_MIPS16"
"
*
"
*
...
@@ -2471,7 +2471,7 @@
...
@@ -2471,7 +2471,7 @@
(define_insn "div_trap_mips16"
(define_insn "div_trap_mips16"
[
(trap_if (eq (match_operand 0 "register_operand" "d")
[
(trap_if (eq (match_operand 0 "register_operand" "d")
(match_operand 1 "
true_
reg_or_0_operand" "dJ"))
(match_operand 1 "reg_or_0_operand" "dJ"))
(match_operand 2 "immediate_operand" ""))
(match_operand 2 "immediate_operand" ""))
(clobber (reg:SI 24))]
(clobber (reg:SI 24))]
"TARGET_MIPS16"
"TARGET_MIPS16"
...
@@ -2490,16 +2490,15 @@
...
@@ -2490,16 +2490,15 @@
have_dep_anti = 1;
have_dep_anti = 1;
if (! have_dep_anti)
if (! have_dep_anti)
{
{
/
* No branch delay slots on mips16. *
/
if (GET_CODE (operands
[
1
]
) == CONST_INT)
if (GET_CODE (operands
[
1
]
) == CONST_INT)
return
\"
%(bnez
\\
t%0,1f
\\
n
\\
tbreak
\\
t%2
\\
n1:%)
\"
;
return
\"
%(bnez
\\
t%0,1f
\\
n
\\
t
nop
\\
n
\\
t
break
\\
t%2
\\
n1:%)
\"
;
else
else
return
\"
%(bne
\\
t%0,%1,1f
\\
n
\\
tbreak
\\
t%2
\\
n1:%)
\"
;
return
\"
%(bne
\\
t%0,%1,1f
\\
n
\\
t
nop
\\
n
\\
t
break
\\
t%2
\\
n1:%)
\"
;
}
}
return
\"\"
;
return
\"\"
;
}"
}"
[
(set_attr "type" "unknown")
[
(set_attr "type" "unknown")
(set_attr "length" "
3
")])
(set_attr "length" "
4
")])
(define_expand "divsi3"
(define_expand "divsi3"
[
(set (match_operand:SI 0 "register_operand" "=l")
[
(set (match_operand:SI 0 "register_operand" "=l")
...
@@ -2516,7 +2515,7 @@
...
@@ -2516,7 +2515,7 @@
if (!TARGET_NO_CHECK_ZERO_DIV)
if (!TARGET_NO_CHECK_ZERO_DIV)
{
{
emit_insn (gen_div_trap (operands
[
2
]
,
emit_insn (gen_div_trap (operands
[
2
]
,
GEN_INT (0
),
copy_to_mode_reg (SImode, GEN_INT (0)
),
GEN_INT (0x7)));
GEN_INT (0x7)));
}
}
if (TARGET_CHECK_RANGE_DIV)
if (TARGET_CHECK_RANGE_DIV)
...
@@ -2559,7 +2558,7 @@
...
@@ -2559,7 +2558,7 @@
if (!TARGET_NO_CHECK_ZERO_DIV)
if (!TARGET_NO_CHECK_ZERO_DIV)
{
{
emit_insn (gen_div_trap (operands
[
2
]
,
emit_insn (gen_div_trap (operands
[
2
]
,
GEN_INT (0
),
copy_to_mode_reg (DImode, GEN_INT (0)
),
GEN_INT (0x7)));
GEN_INT (0x7)));
}
}
if (TARGET_CHECK_RANGE_DIV)
if (TARGET_CHECK_RANGE_DIV)
...
@@ -2602,7 +2601,7 @@
...
@@ -2602,7 +2601,7 @@
if (!TARGET_NO_CHECK_ZERO_DIV)
if (!TARGET_NO_CHECK_ZERO_DIV)
{
{
emit_insn (gen_div_trap (operands
[
2
]
,
emit_insn (gen_div_trap (operands
[
2
]
,
GEN_INT (0
),
copy_to_mode_reg (SImode, GEN_INT (0)
),
GEN_INT (0x7)));
GEN_INT (0x7)));
}
}
if (TARGET_CHECK_RANGE_DIV)
if (TARGET_CHECK_RANGE_DIV)
...
@@ -2645,7 +2644,7 @@
...
@@ -2645,7 +2644,7 @@
if (!TARGET_NO_CHECK_ZERO_DIV)
if (!TARGET_NO_CHECK_ZERO_DIV)
{
{
emit_insn (gen_div_trap (operands
[
2
]
,
emit_insn (gen_div_trap (operands
[
2
]
,
GEN_INT (0
),
copy_to_mode_reg (DImode, GEN_INT (0)
),
GEN_INT (0x7)));
GEN_INT (0x7)));
}
}
if (TARGET_CHECK_RANGE_DIV)
if (TARGET_CHECK_RANGE_DIV)
...
@@ -2688,7 +2687,7 @@
...
@@ -2688,7 +2687,7 @@
if (!TARGET_NO_CHECK_ZERO_DIV)
if (!TARGET_NO_CHECK_ZERO_DIV)
{
{
emit_insn (gen_div_trap (operands
[
2
]
,
emit_insn (gen_div_trap (operands
[
2
]
,
GEN_INT (0
),
copy_to_mode_reg (SImode, GEN_INT (0)
),
GEN_INT (0x7)));
GEN_INT (0x7)));
}
}
...
@@ -2722,7 +2721,7 @@
...
@@ -2722,7 +2721,7 @@
if (!TARGET_NO_CHECK_ZERO_DIV)
if (!TARGET_NO_CHECK_ZERO_DIV)
{
{
emit_insn (gen_div_trap (operands
[
2
]
,
emit_insn (gen_div_trap (operands
[
2
]
,
GEN_INT (0
),
copy_to_mode_reg (DImode, GEN_INT (0)
),
GEN_INT (0x7)));
GEN_INT (0x7)));
}
}
...
@@ -2756,7 +2755,7 @@
...
@@ -2756,7 +2755,7 @@
if (!TARGET_NO_CHECK_ZERO_DIV)
if (!TARGET_NO_CHECK_ZERO_DIV)
{
{
emit_insn (gen_div_trap (operands
[
2
]
,
emit_insn (gen_div_trap (operands
[
2
]
,
GEN_INT (0
),
copy_to_mode_reg (SImode, GEN_INT (0)
),
GEN_INT (0x7)));
GEN_INT (0x7)));
}
}
...
@@ -2790,7 +2789,7 @@
...
@@ -2790,7 +2789,7 @@
if (!TARGET_NO_CHECK_ZERO_DIV)
if (!TARGET_NO_CHECK_ZERO_DIV)
{
{
emit_insn (gen_div_trap (operands
[
2
]
,
emit_insn (gen_div_trap (operands
[
2
]
,
GEN_INT (0
),
copy_to_mode_reg (DImode, GEN_INT (0)
),
GEN_INT (0x7)));
GEN_INT (0x7)));
}
}
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment