Skip to content

R
riscv-gcc-1
Commit 5a67e41f by Kazu Hirata Committed by Kazu Hirata
Options

* config/m32r/m32r.md: Remove useless calls to gen_lowpart. 

From-SVN: r75944
parent b1231017
Showing with 8 additions and 6 deletions
gcc/ChangeLog
2004-01-15 Kazu Hirata <kazu@cs.umass.edu> 2004-01-15 Kazu Hirata <kazu@cs.umass.edu>
* config/m32r/m32r.md: Remove useless calls to gen_lowpart.
2004-01-15 Kazu Hirata <kazu@cs.umass.edu>
* config/h8300/coff.h: Replace Hitachi with Renesas. * config/h8300/coff.h: Replace Hitachi with Renesas.
* config/h8300/elf.h: Likewise. * config/h8300/elf.h: Likewise.
* config/h8300/h8300-protos.h: Likewise. * config/h8300/h8300-protos.h: Likewise.
......
gcc/config/m32r/m32r.md
...@@ -839,11 +839,10 @@ ...@@ -839,11 +839,10 @@
(match_dup 3)] (match_dup 3)]
" "
{ {
rtx op0 = gen_lowpart (SImode, operands[0]);
rtx shift = GEN_INT (24); rtx shift = GEN_INT (24);
operands[2] = gen_ashlsi3 (op0, op0, shift); operands[2] = gen_ashlsi3 (operands[0], operands[0], shift);
operands[3] = gen_ashrsi3 (op0, op0, shift); operands[3] = gen_ashrsi3 (operands[0], operands[0], shift);
}") }")
(define_insn "extendhisi2" (define_insn "extendhisi2"
...@@ -865,11 +864,10 @@ ...@@ -865,11 +864,10 @@
(match_dup 3)] (match_dup 3)]
" "
{ {
rtx op0 = gen_lowpart (SImode, operands[0]);
rtx shift = GEN_INT (16); rtx shift = GEN_INT (16);
operands[2] = gen_ashlsi3 (op0, op0, shift); operands[2] = gen_ashlsi3 (operands[0], operands[0], shift);
operands[3] = gen_ashrsi3 (op0, op0, shift); operands[3] = gen_ashrsi3 (operands[0], operands[0], shift);
}") }")
;; Arithmetic instructions. ;; Arithmetic instructions.
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment