Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
59194a3c
Commit
59194a3c
authored
Jul 18, 2012
by
Nick Clifton
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* doc/invoke.texi (ARM Options): Document -munaligned-access.
From-SVN: r189604
parent
ee04b091
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
24 additions
and
2 deletions
+24
-2
gcc/ChangeLog
+5
-1
gcc/doc/invoke.texi
+19
-1
No files found.
gcc/ChangeLog
View file @
59194a3c
2012-07-18 Nick Clifton <nickc@redhat.com>
* doc/invoke.texi (ARM Options): Document -munaligned-access.
2012-07-18 Oleg Endo <olegendo@gcc.gnu.org>
* config/sh/sh.md (mulsidi3, umulsidi3): Remove constraints in
...
...
@@ -12,7 +16,7 @@
PR target/33135
* config/sh/sh.opt (mieee): Use Var instead of Mask. Correct
description.
* config/sh/sh.c (sh_option_override): Do not change
* config/sh/sh.c (sh_option_override): Do not change
flag_finite_math_only. Set TARGET_IEEE to complement of
flag_finite_math_only.
* doc/invoke.texi (SH options): Add mno-ieee. Correct description
...
...
gcc/doc/invoke.texi
View file @
59194a3c
...
...
@@ -497,7 +497,8 @@ Objective-C and Objective-C++ Dialects}.
-
mcaller
-
super
-
interworking
-
mcallee
-
super
-
interworking
@
gol
-
mtp
=@
var
{
name
}
-
mtls
-
dialect
=@
var
{
dialect
}
@
gol
-
mword
-
relocations
@
gol
-
mfix
-
cortex
-
m3
-
ldrd
}
-
mfix
-
cortex
-
m3
-
ldrd
@
gol
-
munaligned
-
access
}
@
emph
{
AVR
Options
}
@
gccoptlist
{-
mmcu
=@
var
{
mcu
}
-
maccumulate
-
args
-
mbranch
-
cost
=@
var
{
cost
}
@
gol
...
...
@@ -11049,6 +11050,23 @@ with overlapping destination and base registers are used. This option avoids
generating
these
instructions
.
This
option
is
enabled
by
default
when
@
option
{-
mcpu
=
cortex
-
m3
}
is
specified
.
@
item
-
munaligned
-
access
@
itemx
-
mno
-
unaligned
-
access
@
opindex
munaligned
-
access
@
opindex
mno
-
unaligned
-
access
Enables
(
or
disables
)
reading
and
writing
of
16
-
and
32
-
bit
values
from
addresses
that
are
not
16
-
or
32
-
bit
aligned
.
By
default
unaligned
access
is
disabled
for
all
pre
-
ARMv6
and
all
ARMv6
-
M
architectures
,
and
enabled
for
all
other
architectures
.
If
unaligned
access
is
not
enabled
then
words
in
packed
data
structures
will
be
accessed
a
byte
at
a
time
.
The
ARM
attribute
@
code
{
Tag_CPU_unaligned_access
}
will
be
set
in
the
generated
object
file
to
either
true
or
false
,
depending
upon
the
setting
of
this
option
.
If
unaligned
access
is
enabled
then
the
preprocessor
symbol
@
code
{
__ARM_FEATURE_UNALIGNED
}
will
also
be
defined
.
@
end
table
@
node
AVR
Options
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment