Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
56b2d7a7
Commit
56b2d7a7
authored
Apr 08, 1998
by
Jeffrey A Law
Committed by
Jeff Law
Apr 08, 1998
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* invoke.texi: Add ARC options.
From-SVN: r19059
parent
c74c0cff
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
45 additions
and
0 deletions
+45
-0
gcc/ChangeLog
+2
-0
gcc/invoke.texi
+43
-0
No files found.
gcc/ChangeLog
View file @
56b2d7a7
...
...
@@ -23,6 +23,8 @@ Fri Apr 3 17:02:13 1998 Alexandre Petit-Bianco <apbianco@cygnus.com>
Wed Apr 8 12:51:19 1998 Jeffrey A Law (law@cygnus.com)
* invoke.texi: Add ARC options.
* gcc.c (proces_command): Improve error message for -o with
either -c or -S.
...
...
gcc/invoke.texi
View file @
56b2d7a7
...
...
@@ -376,6 +376,11 @@ in the following sections.
@emph
{
System
V
Options
}
-
Qy
-
Qn
-
YP
,
@var
{
paths
}
-
Ym
,
@var
{
dir
}
@emph
{
ARC
Options
}
-
EB
-
EL
-
mmangle
-
cpu
-
mcpu
=
@var
{
cpu
}
-
mtext
=
@var
{
text
section
}
-
mdata
=
@var
{
data
section
}
-
mrodata
=
@var
{
readonly
data
section
}
@emph
{
V850
Options
}
-
mlong
-
calls
-
mno
-
long
-
calls
-
mep
-
mno
-
ep
-
mprolog
-
function
-
mno
-
prolog
-
function
-
mspace
...
...
@@ -2925,6 +2930,7 @@ that macro, which enables you to change the defaults.
*
SH
Options
::
*
System
V
Options
::
*
V850
Options
::
*
ARC
Options
::
@end
menu
@node
M680x0
Options
...
...
@@ -5449,6 +5455,43 @@ the assembler/linker complain about out of range branches within a switch
table
.
@end
table
@node
ARC
Options
@subsection
ARC
Options
@cindex
ARC
Options
These
options
are
defined
for
ARC
implementations
:
@table
@code
@item
-
EL
Compile
code
for
little
endian
mode
.
This
is
the
default
.
@item
-
EB
Compile
code
for
big
endian
mode
.
@item
-
mmangle
-
cpu
Prepend
the
name
of
the
cpu
to
all
public
symbol
names
.
In
multiple
-
processor
systems
,
there
are
many
ARC
variants
with
different
instruction
and
register
set
characteristics
.
This
flag
prevents
code
compiled
for
one
cpu
to
be
linked
with
code
compiled
for
another
.
No
facility
exists
for
handling
variants
that
are
"almost identical"
.
This
is
an
all
or
nothing
option
.
@item
-
mcpu
=
@var
{
cpu
}
Compile
code
for
ARC
variant
@var
{
cpu
}.
Which
variants
are
supported
depend
on
the
configuration
.
All
variants
support
@samp
{
-
mcpu
=
base
},
this
is
the
default
.
@item
-
mtext
=
@var
{
text
section
}
@item
-
mdata
=
@var
{
data
section
}
@item
-
mrodata
=
@var
{
readonly
data
section
}
Put
functions
,
data
,
and
readonly
data
in
@var
{
text
section
},
@var
{
data
section
},
and
@var
{
readonly
data
section
}
respectively
by
default
.
This
can
be
overridden
with
the
@code
{
section
}
attribute
.
@xref
{
Variable
Attributes
}
@end
table
@node
Code
Gen
Options
@section
Options
for
Code
Generation
Conventions
@cindex
code
generation
conventions
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment