Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
556e0f21
Commit
556e0f21
authored
Feb 18, 1998
by
Jeff Law
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Fix doc typos.
From-SVN: r18104
parent
3875b31d
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
5 additions
and
5 deletions
+5
-5
gcc/md.texi
+1
-1
gcc/tm.texi
+4
-4
No files found.
gcc/md.texi
View file @
556e0f21
...
@@ -1669,7 +1669,7 @@ now in existence use constraints.
...
@@ -1669,7 +1669,7 @@ now in existence use constraints.
Here
is
a
table
of
the
instruction
names
that
are
meaningful
in
the
RTL
Here
is
a
table
of
the
instruction
names
that
are
meaningful
in
the
RTL
generation
pass
of
the
compiler
.
Giving
one
of
these
names
to
an
generation
pass
of
the
compiler
.
Giving
one
of
these
names
to
an
instruction
pattern
tells
the
RTL
generation
pass
that
it
can
use
the
instruction
pattern
tells
the
RTL
generation
pass
that
it
can
use
the
pattern
in
to
accomplish
a
certain
task
.
pattern
to
accomplish
a
certain
task
.
@table
@asis
@table
@asis
@cindex
@code{
mov
@var{
m
}}
instruction
pattern
@cindex
@code{
mov
@var{
m
}}
instruction
pattern
...
...
gcc/tm.texi
View file @
556e0f21
...
@@ -2314,7 +2314,7 @@ allocation has been done (for example, because the saved registers are
...
@@ -2314,7 +2314,7 @@ allocation has been done (for example, because the saved registers are
between
these
two
locations
).
On
those
machines
,
define
between
these
two
locations
).
On
those
machines
,
define
@code
{
FRAME_POINTER_REGNUM
}
the
number
of
a
special
,
fixed
register
to
@code
{
FRAME_POINTER_REGNUM
}
the
number
of
a
special
,
fixed
register
to
be
used
internally
until
the
offset
is
known
,
and
define
be
used
internally
until
the
offset
is
known
,
and
define
@code
{
HARD_FRAME_POINTER_REGNUM
}
to
be
actual
the
hard
register
number
@code
{
HARD_FRAME_POINTER_REGNUM
}
to
be
the
actual
hard
register
number
used
for
the
frame
pointer
.
used
for
the
frame
pointer
.
You
should
define
this
macro
only
in
the
very
rare
circumstances
when
it
You
should
define
this
macro
only
in
the
very
rare
circumstances
when
it
...
@@ -5975,7 +5975,7 @@ operands to @code{asm_fprintf}.
...
@@ -5975,7 +5975,7 @@ operands to @code{asm_fprintf}.
Define
the
macros
@code{
REGISTER_PREFIX
}
,
@code{
LOCAL_LABEL_PREFIX
}
,
Define
the
macros
@code{
REGISTER_PREFIX
}
,
@code{
LOCAL_LABEL_PREFIX
}
,
@code{
USER_LABEL_PREFIX
}
and
@code{
IMMEDIATE_PREFIX
}
if
you
can
express
@code{
USER_LABEL_PREFIX
}
and
@code{
IMMEDIATE_PREFIX
}
if
you
can
express
the
variations
in
assembl
e
language
syntax
with
that
mechanism
.
Define
the
variations
in
assembl
y
language
syntax
with
that
mechanism
.
Define
@code{
ASSEMBLER_DIALECT
}
and
use
the
@samp{
@{
option0
|
option1
@
}
}
syntax
@code{
ASSEMBLER_DIALECT
}
and
use
the
@samp{
@{
option0
|
option1
@
}
}
syntax
if
the
syntax
variant
are
larger
and
involve
such
things
as
different
if
the
syntax
variant
are
larger
and
involve
such
things
as
different
opcodes
or
operand
order
.
opcodes
or
operand
order
.
...
@@ -6183,7 +6183,7 @@ expression of type @code{int}.
...
@@ -6183,7 +6183,7 @@ expression of type @code{int}.
@findex
ASM_NO_SKIP_IN_TEXT
@findex
ASM_NO_SKIP_IN_TEXT
@item
ASM_NO_SKIP_IN_TEXT
@item
ASM_NO_SKIP_IN_TEXT
Define
this
macro
if
@code{
ASM_OUTPUT_SKIP
}
should
not
be
used
in
the
Define
this
macro
if
@code{
ASM_OUTPUT_SKIP
}
should
not
be
used
in
the
text
section
because
it
fails
put
zeros
in
the
bytes
that
are
skipped
.
text
section
because
it
fails
to
put
zeros
in
the
bytes
that
are
skipped
.
This
is
true
on
many
Unix
systems
,
where
the
pseudo
--
op
to
skip
bytes
This
is
true
on
many
Unix
systems
,
where
the
pseudo
--
op
to
skip
bytes
produces
no
-
op
instructions
rather
than
zeros
when
used
in
the
text
produces
no
-
op
instructions
rather
than
zeros
when
used
in
the
text
section
.
section
.
...
@@ -6829,7 +6829,7 @@ incorrect definitions that omit an rtl code that may be matched by the
...
@@ -6829,7 +6829,7 @@ incorrect definitions that omit an rtl code that may be matched by the
predicate
can
cause
the
compiler
to
malfunction
).
Instead
,
it
allows
predicate
can
cause
the
compiler
to
malfunction
).
Instead
,
it
allows
the
table
built
by
@file
{
genrecog
}
to
be
more
compact
and
efficient
,
the
table
built
by
@file
{
genrecog
}
to
be
more
compact
and
efficient
,
thus
speeding
up
the
compiler
.
The
most
important
predicates
to
include
thus
speeding
up
the
compiler
.
The
most
important
predicates
to
include
in
the
list
specified
by
this
macro
are
those
s
used
in
the
most
insn
in
the
list
specified
by
this
macro
are
those
used
in
the
most
insn
patterns
.
patterns
.
@findex
CASE_VECTOR_MODE
@findex
CASE_VECTOR_MODE
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment