Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
555919ac
Commit
555919ac
authored
Dec 11, 1996
by
Richard Kenner
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
(mov[hq]i unnamed): Split up for TARGET_BYTE_OPS and not.
From-SVN: r13284
parent
44afaf6d
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
36 additions
and
4 deletions
+36
-4
gcc/config/alpha/alpha.md
+36
-4
No files found.
gcc/config/alpha/alpha.md
View file @
555919ac
...
...
@@ -3613,10 +3613,26 @@
[
(set_attr "type" "ilog,ilog,ilog,iadd,iadd,ldsym,ld,st,fcpys,fcpys,ld,st")
]
)
(define_insn ""
[
(set (match_operand:HI 0 "nonimmediate_operand" "=r,r,r,r,f,f")
(match_operand:HI 1 "input_operand" "r,J,I,n,f,J"))]
"! TARGET_BYTE_OPS
&& (register_operand (operands
[
0
]
, HImode)
|| register_operand (operands
[
1
]
, HImode))"
"@
bis %1,%1,%0
bis $31,$31,%0
bis $31,%1,%0
lda %0,%L1
cpys %1,%1,%0
cpys $f31,$f31,%0"
[
(set_attr "type" "ilog,ilog,ilog,iadd,fcpys,fcpys")
]
)
(define_insn ""
[
(set (match_operand:HI 0 "nonimmediate_operand" "=r,r,r,r,r,m,f,f")
(match_operand:HI 1 "input_operand" "r,J,I,n,m,rJ,f,J"))]
"register_operand (operands
[
0
]
, HImode)
|| reg_or_0_operand (operands
[
1
]
, HImode)"
"TARGET_BYTE_OPS
&& (register_operand (operands
[
0
]
, HImode)
|| reg_or_0_operand (operands
[
1
]
, HImode))"
"@
bis %1,%1,%0
bis $31,$31,%0
...
...
@@ -3629,10 +3645,26 @@
[
(set_attr "type" "ilog,ilog,ilog,iadd,ld,st,fcpys,fcpys")
]
)
(define_insn ""
[
(set (match_operand:QI 0 "nonimmediate_operand" "=r,r,r,r,f,f")
(match_operand:QI 1 "input_operand" "r,J,I,n,f,J"))]
"! TARGET_BYTE_OPS
&& (register_operand (operands
[
0
]
, QImode)
|| register_operand (operands
[
1
]
, QImode))"
"@
bis %1,%1,%0
bis $31,$31,%0
bis $31,%1,%0
lda %0,%L1
cpys %1,%1,%0
cpys $f31,$f31,%0"
[
(set_attr "type" "ilog,ilog,ilog,iadd,fcpys,fcpys")
]
)
(define_insn ""
[
(set (match_operand:QI 0 "nonimmediate_operand" "=r,r,r,r,r,m,f,f")
(match_operand:QI 1 "input_operand" "r,J,I,n,m,rJ,f,J"))]
"register_operand (operands
[
0
]
, QImode)
|| reg_or_0_operand (operands
[
1
]
, QImode)"
"TARGET_BYTE_OPS
&& (register_operand (operands
[
0
]
, QImode)
|| reg_or_0_operand (operands
[
1
]
, QImode))"
"@
bis %1,%1,%0
bis $31,$31,%0
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment