Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
5148abe9
Commit
5148abe9
authored
Sep 21, 1996
by
Richard Kenner
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
(alpha_swapped_comparison_operator pattern): Fix asm operand typo in
last change. From-SVN: r12758
parent
fb19c17f
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
1 additions
and
1 deletions
+1
-1
gcc/config/alpha/alpha.md
+1
-1
No files found.
gcc/config/alpha/alpha.md
View file @
5148abe9
...
@@ -1660,7 +1660,7 @@
...
@@ -1660,7 +1660,7 @@
[
(match_operand:DI 2 "reg_or_8bit_operand" "rI")
[
(match_operand:DI 2 "reg_or_8bit_operand" "rI")
(match_operand:DI 3 "reg_or_0_operand" "rJ")]))]
(match_operand:DI 3 "reg_or_0_operand" "rJ")]))]
""
""
"cmp%c1
$
r3,%2,%0"
"cmp%c1
%
r3,%2,%0"
[
(set_attr "type" "icmp")
]
)
[
(set_attr "type" "icmp")
]
)
;; This pattern exists so conditional moves of SImode values are handled.
;; This pattern exists so conditional moves of SImode values are handled.
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment