Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
4ffecb1f
Commit
4ffecb1f
authored
May 07, 2013
by
Steven Bosscher
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* config/mips/mips.c (mips_machine_reorg2): Return 0.
From-SVN: r198696
parent
5a107a0f
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
5 additions
and
0 deletions
+5
-0
gcc/ChangeLog
+4
-0
gcc/config/mips/mips.c
+1
-0
No files found.
gcc/ChangeLog
View file @
4ffecb1f
2013-05-06 Steven Bosscher <steven@gcc.gnu.org>
* config/mips/mips.c (mips_machine_reorg2): Return 0.
2013-05-07 Vladimir Makarov <vmakarov@redhat.com>
* ira.c (update_equiv_regs): Add insn having equiv memory even if
...
...
gcc/config/mips/mips.c
View file @
4ffecb1f
...
...
@@ -16388,6 +16388,7 @@ mips_machine_reorg2 (void)
optimizations, but this should be an extremely rare case anyhow. */
mips_reorg_process_insns
();
mips16_split_long_branches
();
return
0
;
}
struct
rtl_opt_pass
pass_mips_machine_reorg2
=
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment