Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
4e5f1329
Commit
4e5f1329
authored
Aug 25, 1999
by
Jeff Law
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Fix typo.
From-SVN: r28852
parent
5722d61c
Hide whitespace changes
Inline
Side-by-side
Showing
4 changed files
with
5 additions
and
5 deletions
+5
-5
gcc/NEWS
+1
-1
gcc/config/ns32k/ns32k.md
+2
-2
gcc/f/ffe.texi
+1
-1
gcc/tm.texi
+1
-1
No files found.
gcc/NEWS
View file @
4e5f1329
...
...
@@ -68,7 +68,7 @@ Build time improvements for targets which support lots of sched parameters
(alpha and mips primarily).
Compile time for certain programs using large constant initializers has been
improved (
e
ffects glibc significantly).
improved (
a
ffects glibc significantly).
Plus an incredible number of infrastructure changes, warning fixes, bugfixes
and local optimizations.
...
...
gcc/config/ns32k/ns32k.md
View file @
4e5f1329
...
...
@@ -1335,7 +1335,7 @@
DONE;
}")
;; deiw wants two hi's in sep
e
rate registers or else they can be adjacent
;; deiw wants two hi's in sep
a
rate registers or else they can be adjacent
;; in memory. DI mode will ensure two registers are available, but if we
;; want to allow memory as an operand we would need SI mode. There is no
;; way to do this, so just restrict operand 0 and 1 to be in registers.
...
...
@@ -1392,7 +1392,7 @@
DONE;
}")
;; deib wants two qi's in sep
e
rate registers or else they can be adjacent
;; deib wants two qi's in sep
a
rate registers or else they can be adjacent
;; in memory. DI mode will ensure two registers are available, but if we
;; want to allow memory as an operand we would need HI mode. There is no
;; way to do this, so just restrict operand 0 and 1 to be in registers.
...
...
gcc/f/ffe.texi
View file @
4e5f1329
...
...
@@ -640,7 +640,7 @@ and
except
it
also
provides
automatic
conversion
of
tabs
and
ignoring
of
newline
-
related
carriage
returns
.
It
also
e
ffects
the
``
pure
visual
''
model
,
It
also
a
ffects
the
``
pure
visual
''
model
,
by
which
is
meant
that
a
user
viewing
his
code
in
a
typical
text
editor
(
assuming
it
'
s
not
preprocessed
via
@code{
g77stripcard
}
or
similar
)
...
...
gcc/tm.texi
View file @
4e5f1329
...
...
@@ -2981,7 +2981,7 @@ stack.
@item
LOAD_ARGS_REVERSED
If
defined
,
the
order
in
which
arguments
are
loaded
into
their
respective
argument
registers
is
reversed
so
that
the
last
argument
is
loaded
first
.
This
macro
only
e
ffects
arguments
argument
is
loaded
first
.
This
macro
only
a
ffects
arguments
passed
in
registers
.
@end
table
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment