Skip to content

R
riscv-gcc-1
Commit 4e26af5f by Richard Kenner
Options

(PREDICATE_CODES): Add `some_operand'. 

From-SVN: r8482
parent 8d36d33b
Showing with 2 additions and 0 deletions
gcc/config/alpha/alpha.h
...@@ -1839,6 +1839,8 @@ literal_section () \ ...@@ -1839,6 +1839,8 @@ literal_section () \
{"call_operand", {REG, SYMBOL_REF}}, \ {"call_operand", {REG, SYMBOL_REF}}, \
{"input_operand", {SUBREG, REG, MEM, CONST_INT, CONST_DOUBLE, \ {"input_operand", {SUBREG, REG, MEM, CONST_INT, CONST_DOUBLE, \
SYMBOL_REF, CONST, LABEL_REF}}, \ SYMBOL_REF, CONST, LABEL_REF}}, \
{"some_operand", {SUBREG, REG, MEM, CONST_INT, CONST_DOUBLE, \
SYMBOL_REF, CONST, LABEL_REF}}, \
{"aligned_memory_operand", {MEM}}, \ {"aligned_memory_operand", {MEM}}, \
{"unaligned_memory_operand", {MEM}}, \ {"unaligned_memory_operand", {MEM}}, \
{"any_memory_operand", {MEM}}, {"any_memory_operand", {MEM}},
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment