Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
4dd8c093
Commit
4dd8c093
authored
Jan 19, 2002
by
Alexandre Oliva
Committed by
Alexandre Oliva
Jan 19, 2002
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* config/sh/sh.md (movdf_i4 split): Fix alter_subreg calls.
From-SVN: r49005
parent
6f2a28d7
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
10 additions
and
4 deletions
+10
-4
gcc/ChangeLog
+4
-0
gcc/config/sh/sh.md
+6
-4
No files found.
gcc/ChangeLog
View file @
4dd8c093
2002-01-19 Alexandre Oliva <aoliva@redhat.com>
* config/sh/sh.md (movdf_i4 split): Fix alter_subreg calls.
2002-01-18 Craig Rodrigues <rodrigc@gcc.gnu.org>
* doc/install.texi (hppa*-hp-hpux11): Clarify that GCC 2.95.x cannot
...
...
gcc/config/sh/sh.md
View file @
4dd8c093
;;- Machine description for the Hitachi SH.
;; Copyright (C) 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001
;; Copyright (C) 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001
, 2002
;; Free Software Foundation, Inc.
;; Contributed by Steve Chamberlain (sac@cygnus.com).
;; Improved by Jim Wilson (wilson@cygnus.com).
...
...
@@ -2749,15 +2749,17 @@
rtx regop = operands[store_p], word0 ,word1;
if (GET_CODE (regop) == SUBREG)
regop = alter_subreg (
regop);
alter_subreg (&
regop);
if (REGNO (XEXP (addr, 0)) == REGNO (XEXP (addr, 1)))
offset = 2;
else
offset = 4;
mem = copy_rtx (mem);
PUT_MODE (mem, SImode);
word0 = alter_subreg (gen_rtx (SUBREG, SImode, regop, 0));
word1 = alter_subreg (gen_rtx (SUBREG, SImode, regop, 4));
word0 = gen_rtx (SUBREG, SImode, regop, 0);
alter_subreg (&word0);
word1 = gen_rtx (SUBREG, SImode, regop, 4);
alter_subreg (&word1);
if (store_p || ! refers_to_regno_p (REGNO (word0),
REGNO (word0) + 1, addr, 0))
{
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment