Commit 4401981b by Yi-Hsiu Hsu Committed by Ramana Radhakrishnan

marvell-pj4.md (pj4_shift_conds, [...]): Handle simple_alu_shift.


2013-01-21  Yi-Hsiu Hsu  <ahsu@marvell.com>

	* config/arm/marvell-pj4.md (pj4_shift_conds, pj4_alu_shift,
	pj4_alu_shift_conds, pj4_shift): Handle simple_alu_shift.

From-SVN: r195333
parent 8e87740b
2013-01-21 Yi-Hsiu Hsu <ahsu@marvell.com>
* config/arm/marvell-pj4.md (pj4_shift_conds, pj4_alu_shift,
pj4_alu_shift_conds, pj4_shift): Handle simple_alu_shift.
2013-01-21 Ramana Radhakrishnan <ramana.radhakrishnan@arm.com> 2013-01-21 Ramana Radhakrishnan <ramana.radhakrishnan@arm.com>
PR target/56058 PR target/56058
......
...@@ -69,26 +69,26 @@ ...@@ -69,26 +69,26 @@
(define_insn_reservation "pj4_shift" 1 (define_insn_reservation "pj4_shift" 1
(and (eq_attr "tune" "marvell_pj4") (and (eq_attr "tune" "marvell_pj4")
(eq_attr "type" "alu_shift,alu_shift_reg") (eq_attr "type" "alu_shift,alu_shift_reg,simple_alu_shift")
(not (eq_attr "conds" "set")) (not (eq_attr "conds" "set"))
(eq_attr "shift" "1")) "pj4_is,(pj4_alu1,pj4_w1+pj4_cp)|(pj4_alu2,pj4_w2+pj4_cp)") (eq_attr "shift" "1")) "pj4_is,(pj4_alu1,pj4_w1+pj4_cp)|(pj4_alu2,pj4_w2+pj4_cp)")
(define_insn_reservation "pj4_shift_conds" 4 (define_insn_reservation "pj4_shift_conds" 4
(and (eq_attr "tune" "marvell_pj4") (and (eq_attr "tune" "marvell_pj4")
(eq_attr "type" "alu_shift,alu_shift_reg") (eq_attr "type" "alu_shift,alu_shift_reg,simple_alu_shift")
(eq_attr "conds" "set") (eq_attr "conds" "set")
(eq_attr "shift" "1")) "pj4_is,(pj4_alu1,pj4_w1+pj4_cp)|(pj4_alu2,pj4_w2+pj4_cp)") (eq_attr "shift" "1")) "pj4_is,(pj4_alu1,pj4_w1+pj4_cp)|(pj4_alu2,pj4_w2+pj4_cp)")
(define_insn_reservation "pj4_alu_shift" 1 (define_insn_reservation "pj4_alu_shift" 1
(and (eq_attr "tune" "marvell_pj4") (and (eq_attr "tune" "marvell_pj4")
(not (eq_attr "conds" "set")) (not (eq_attr "conds" "set"))
(eq_attr "type" "alu_shift,alu_shift_reg")) (eq_attr "type" "alu_shift,alu_shift_reg,simple_alu_shift"))
"pj4_is,(pj4_alu1,nothing,pj4_w1+pj4_cp)|(pj4_alu2,nothing,pj4_w2+pj4_cp)") "pj4_is,(pj4_alu1,nothing,pj4_w1+pj4_cp)|(pj4_alu2,nothing,pj4_w2+pj4_cp)")
(define_insn_reservation "pj4_alu_shift_conds" 4 (define_insn_reservation "pj4_alu_shift_conds" 4
(and (eq_attr "tune" "marvell_pj4") (and (eq_attr "tune" "marvell_pj4")
(eq_attr "conds" "set") (eq_attr "conds" "set")
(eq_attr "type" "alu_shift,alu_shift_reg")) (eq_attr "type" "alu_shift,alu_shift_reg,simple_alu_shift"))
"pj4_is,(pj4_alu1,nothing,pj4_w1+pj4_cp)|(pj4_alu2,nothing,pj4_w2+pj4_cp)") "pj4_is,(pj4_alu1,nothing,pj4_w1+pj4_cp)|(pj4_alu2,nothing,pj4_w2+pj4_cp)")
(define_bypass 2 "pj4_alu_shift,pj4_shift" (define_bypass 2 "pj4_alu_shift,pj4_shift"
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment