Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
42d5d0f1
Commit
42d5d0f1
authored
Sep 18, 2000
by
Bernd Schmidt
Committed by
Bernd Schmidt
Sep 18, 2000
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Fix for sh minipool generation
From-SVN: r36500
parent
2e361e59
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
10 additions
and
0 deletions
+10
-0
gcc/ChangeLog
+2
-0
gcc/config/sh/sh.c
+8
-0
No files found.
gcc/ChangeLog
View file @
42d5d0f1
...
@@ -9,6 +9,8 @@
...
@@ -9,6 +9,8 @@
* sh.md (floatsisf2_i4, floatsidf2_i, extendsfdf2_i4): Use it for
* sh.md (floatsisf2_i4, floatsidf2_i, extendsfdf2_i4): Use it for
input operand that needs to be in fpul.
input operand that needs to be in fpul.
(fix_truncsfsi2, fix_truncsfsi2_i4): Use register_operand for output.
(fix_truncsfsi2, fix_truncsfsi2_i4): Use register_operand for output.
* sh.c (find_barrier): Take into account that machine_dependent_reorg
might add new insns.
2000-09-18 Alexandre Oliva <aoliva@redhat.com>
2000-09-18 Alexandre Oliva <aoliva@redhat.com>
...
...
gcc/config/sh/sh.c
View file @
42d5d0f1
...
@@ -2201,6 +2201,14 @@ find_barrier (num_mova, mova, from)
...
@@ -2201,6 +2201,14 @@ find_barrier (num_mova, mova, from)
if
(
num_mova
)
if
(
num_mova
)
si_limit
-=
GET_MODE_SIZE
(
mode
);
si_limit
-=
GET_MODE_SIZE
(
mode
);
}
}
/* See the code in machine_dependent_reorg, which has a similar if
statement that generates new mova insn in many cases. */
if
(
GET_CODE
(
dst
)
==
REG
&&
((
REGNO
(
dst
)
>=
FIRST_FP_REG
&&
REGNO
(
dst
)
<=
LAST_XD_REG
)
||
REGNO
(
dst
)
==
FPUL_REG
))
inc
+=
2
;
}
}
if
(
mova_p
(
from
))
if
(
mova_p
(
from
))
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment