Commit 40cfac7c by H.J. Lu Committed by H.J. Lu

Use TARGET_XXX and !TARGET_XXX in i386.c

	* config/i386/i386.c (ix86_lea_outperforms): Use TARGET_XXX.
	(ix86_adjust_cost): Use !TARGET_XXX.
	(do_reorder_for_imul): Likewise.
	(swap_top_of_ready_list): Likewise.
	(ix86_sched_reorder): Likewise.

From-SVN: r206720
parent 8cdcf750
2014-01-17 H.J. Lu <hongjiu.lu@intel.com> 2014-01-17 H.J. Lu <hongjiu.lu@intel.com>
* config/i386/i386.c (ix86_lea_outperforms): Use TARGET_XXX.
(ix86_adjust_cost): Use !TARGET_XXX.
(do_reorder_for_imul): Likewise.
(swap_top_of_ready_list): Likewise.
(ix86_sched_reorder): Likewise.
2014-01-17 H.J. Lu <hongjiu.lu@intel.com>
* config/i386/i386-c.c (ix86_target_macros_internal): Handle * config/i386/i386-c.c (ix86_target_macros_internal): Handle
PROCESSOR_INTEL. Treat like PROCESSOR_GENERIC. PROCESSOR_INTEL. Treat like PROCESSOR_GENERIC.
* config/i386/i386.c (intel_memcpy): New. Duplicate slm_memcpy. * config/i386/i386.c (intel_memcpy): New. Duplicate slm_memcpy.
......
...@@ -18020,7 +18020,7 @@ ix86_lea_outperforms (rtx insn, unsigned int regno0, unsigned int regno1, ...@@ -18020,7 +18020,7 @@ ix86_lea_outperforms (rtx insn, unsigned int regno0, unsigned int regno1,
/* For Silvermont if using a 2-source or 3-source LEA for /* For Silvermont if using a 2-source or 3-source LEA for
non-destructive destination purposes, or due to wanting non-destructive destination purposes, or due to wanting
ability to use SCALE, the use of LEA is justified. */ ability to use SCALE, the use of LEA is justified. */
if (ix86_tune == PROCESSOR_SILVERMONT || ix86_tune == PROCESSOR_INTEL) if (TARGET_SILVERMONT || TARGET_INTEL)
{ {
if (has_scale) if (has_scale)
return true; return true;
...@@ -25567,7 +25567,7 @@ ix86_adjust_cost (rtx insn, rtx link, rtx dep_insn, int cost) ...@@ -25567,7 +25567,7 @@ ix86_adjust_cost (rtx insn, rtx link, rtx dep_insn, int cost)
/* Stack engine allows to execute push&pop instructions in parall. */ /* Stack engine allows to execute push&pop instructions in parall. */
if (((insn_type == TYPE_PUSH || insn_type == TYPE_POP) if (((insn_type == TYPE_PUSH || insn_type == TYPE_POP)
&& (dep_insn_type == TYPE_PUSH || dep_insn_type == TYPE_POP)) && (dep_insn_type == TYPE_PUSH || dep_insn_type == TYPE_POP))
&& (ix86_tune != PROCESSOR_ATHLON && ix86_tune != PROCESSOR_K8)) && (!TARGET_ATHLON && !TARGET_K8))
return 0; return 0;
/* Show ability of reorder buffer to hide latency of load by executing /* Show ability of reorder buffer to hide latency of load by executing
...@@ -25832,7 +25832,7 @@ do_reorder_for_imul (rtx *ready, int n_ready) ...@@ -25832,7 +25832,7 @@ do_reorder_for_imul (rtx *ready, int n_ready)
int index = -1; int index = -1;
int i; int i;
if (ix86_tune != PROCESSOR_BONNELL) if (!TARGET_BONNELL)
return index; return index;
/* Check that IMUL instruction is on the top of ready list. */ /* Check that IMUL instruction is on the top of ready list. */
...@@ -25912,7 +25912,7 @@ swap_top_of_ready_list (rtx *ready, int n_ready) ...@@ -25912,7 +25912,7 @@ swap_top_of_ready_list (rtx *ready, int n_ready)
int clock2 = -1; int clock2 = -1;
#define INSN_TICK(INSN) (HID (INSN)->tick) #define INSN_TICK(INSN) (HID (INSN)->tick)
if (ix86_tune != PROCESSOR_SILVERMONT && ix86_tune != PROCESSOR_INTEL) if (!TARGET_SILVERMONT && !TARGET_INTEL)
return false; return false;
if (!NONDEBUG_INSN_P (top)) if (!NONDEBUG_INSN_P (top))
...@@ -25985,9 +25985,7 @@ ix86_sched_reorder (FILE *dump, int sched_verbose, rtx *ready, int *pn_ready, ...@@ -25985,9 +25985,7 @@ ix86_sched_reorder (FILE *dump, int sched_verbose, rtx *ready, int *pn_ready,
issue_rate = ix86_issue_rate (); issue_rate = ix86_issue_rate ();
/* Do reodering for BONNELL/SILVERMONT only. */ /* Do reodering for BONNELL/SILVERMONT only. */
if (ix86_tune != PROCESSOR_BONNELL if (!TARGET_BONNELL && !TARGET_SILVERMONT && !TARGET_INTEL)
&& ix86_tune != PROCESSOR_SILVERMONT
&& ix86_tune != PROCESSOR_INTEL)
return issue_rate; return issue_rate;
/* Nothing to do if ready list contains only 1 instruction. */ /* Nothing to do if ready list contains only 1 instruction. */
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment