Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
40687a9e
Commit
40687a9e
authored
Jan 22, 1998
by
Jeff Law
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Tweak.
From-SVN: r17452
parent
19f673eb
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
1 additions
and
1 deletions
+1
-1
gcc/tm.texi
+1
-1
No files found.
gcc/tm.texi
View file @
40687a9e
...
...
@@ -1969,7 +1969,7 @@ registers of @var{class} are needed for spill registers.
The
default
value
of
this
macro
returns
1
if
@var{
class
}
has
exactly
one
register
and
zero
otherwise
.
On
most
machines
,
this
default
should
be
used
.
Only
define
this
macro
to
some
other
expression
if
pseudo
used
.
Only
define
this
macro
to
some
other
expression
if
pseudo
s
allocated
by
@file{
local
-
alloc
.
c
}
end
up
in
memory
because
their
hard
registers
were
needed
for
spill
registers
.
If
this
macro
returns
nonzero
for
those
classes
,
those
pseudos
will
only
be
allocated
by
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment