Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
3f79ef9b
Commit
3f79ef9b
authored
Apr 10, 1996
by
Doug Evans
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* sparc/sparc.md (attr cpu): 90c701 renamed to tsc701.
From-SVN: r11693
parent
9b7c06d2
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
9 additions
and
9 deletions
+9
-9
gcc/config/sparc/sparc.md
+9
-9
No files found.
gcc/config/sparc/sparc.md
View file @
3f79ef9b
...
...
@@ -34,7 +34,7 @@
;; Attribute for cpu type.
;; These must match the values for enum processor_type in sparc.h.
(define_attr "cpu" "v7,cypress,v8,supersparc,sparclite,f930,f934,sparclet,
90
c701,v8plus,v9,ultrasparc"
(define_attr "cpu" "v7,cypress,v8,supersparc,sparclite,f930,f934,sparclet,
ts
c701,v8plus,v9,ultrasparc"
(const (symbol_ref "sparc_cpu_attr")))
;; Attribute for the instruction set.
...
...
@@ -255,22 +255,22 @@
(define_function_unit "fp_mds" 1 0
(and (eq_attr "type" "imul") (eq_attr "cpu" "supersparc")) 12 12)
;; ----- sparclet
90
c701 scheduling
;; The
90
c701 issues 1 insn per cycle.
;; ----- sparclet
ts
c701 scheduling
;; The
ts
c701 issues 1 insn per cycle.
;; Results may be written back out of order.
;; Loads take 2 extra cycles to complete and 4 can be buffered at a time.
(define_function_unit "
s90
c701_load" 4 1
(and (eq_attr "type" "load") (eq_attr "cpu" "
90
c701")) 3 1)
(define_function_unit "
ts
c701_load" 4 1
(and (eq_attr "type" "load") (eq_attr "cpu" "
ts
c701")) 3 1)
;; Stores take 2(?) extra cycles to complete.
;; It is desirable to not have any memory operation in the following 2 cycles.
;; (??? or 2 memory ops in the case of std).
(define_function_unit "
s90
c701_store" 1 0
(and (eq_attr "type" "store") (eq_attr "cpu" "
90
c701")) 3 3
(define_function_unit "
ts
c701_store" 1 0
(and (eq_attr "type" "store") (eq_attr "cpu" "
ts
c701")) 3 3
[
(eq_attr "type" "load,store")
]
)
;; The multiply unit has a latency of 5.
(define_function_unit "
s90
c701_mul" 1 0
(and (eq_attr "type" "imul") (eq_attr "cpu" "
90
c701")) 5 5)
(define_function_unit "
ts
c701_mul" 1 0
(and (eq_attr "type" "imul") (eq_attr "cpu" "
ts
c701")) 5 5)
;; Compare instructions.
;; This controls RTL generation and register allocation.
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment