Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
39ed8974
Commit
39ed8974
authored
Feb 03, 2001
by
Lars Brinkhoff
Committed by
Gerald Pfeifer
Feb 03, 2001
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* md.texi (Standard Names): remove reference to spur.md.
From-SVN: r39422
parent
0b53f039
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
5 additions
and
2 deletions
+5
-2
gcc/ChangeLog
+4
-0
gcc/md.texi
+1
-2
No files found.
gcc/ChangeLog
View file @
39ed8974
2001-02-02 lars brinkhoff <lars@nocrew.org>
* md.texi (Standard Names): remove reference to spur.md.
2001-02-03 Michael Hayes <m.hayes@elec.canterbury.ac.nz)
* c4x.h (IS_INT_CALL_SAVED_REG, IS_FLOAT_CALL_SAVED_REG): Define.
...
...
gcc/md.texi
View file @
39ed8974
...
...
@@ -1960,8 +1960,7 @@ function which might generate new pseudo registers.
This
requirement
exists
even
for
subword
modes
on
a
RISC
machine
where
fetching
those
modes
from
memory
normally
requires
several
insns
and
some
temporary
registers
.
Look
in
@file{
spur
.
md
}
to
see
how
the
requirement
can
be
satisfied
.
some
temporary
registers
.
@findex
change_address
During
reload
a
memory
reference
with
an
invalid
address
may
be
passed
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment