Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
35f61ba4
Commit
35f61ba4
authored
14 years ago
by
Michael Meissner
Committed by
Michael Meissner
14 years ago
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Fix fix to PR 48053
From-SVN: r170962
parent
07332e6d
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
9 additions
and
1 deletions
+9
-1
gcc/ChangeLog
+7
-0
gcc/config/rs6000/rs6000.md
+2
-1
No files found.
gcc/ChangeLog
View file @
35f61ba4
2011-03-14 Michael Meissner <meissner@linux.vnet.ibm.com>
PR target/48053
* config/rs6000/rs6000.md (movdi split for 32-bit): Don't split up
64-bit constants being loaded into registers other than GPRs such
as loading 0 into a VSX register.
2011-03-14 Rainer Orth <ro@CeBiTec.Uni-Bielefeld.DE>
* config/sol2.c (solaris_assemble_visibility): Remove obsolete
...
...
This diff is collapsed.
Click to expand it.
gcc/config/rs6000/rs6000.md
View file @
35f61ba4
...
...
@@ -10071,7 +10071,8 @@
(define_split
[
(set (match_operand:DI 0 "gpc_reg_operand" "")
(match_operand:DI 1 "const_int_operand" ""))]
"! TARGET_POWERPC64 && reload_completed"
"! TARGET_POWERPC64 && reload_completed
&& gpr_or_gpr_p (operands
[
0
]
, operands
[
1
]
)"
[
(set (match_dup 2) (match_dup 4))
(set (match_dup 3) (match_dup 1))]
"
...
...
This diff is collapsed.
Click to expand it.
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment