Skip to content

R
riscv-gcc-1
Commit 349e9f4b by Aldy Hernandez Committed by Aldy Hernandez
Options

extend.texi (Vector Extensions): Remove comment about single element vectors. 

	* extend.texi (Vector Extensions): Remove comment about single
	element vectors.

From-SVN: r58041
parent 7bdfd72e
Showing with 5 additions and 3 deletions
gcc/ChangeLog
2002-10-10 Aldy Hernandez <aldyh@redhat.com>
* extend.texi (Vector Extensions): Remove comment about single
element vectors.
2002-10-10 Kaveh R. Ghazi <ghazi@caip.rutgers.edu> 2002-10-10 Kaveh R. Ghazi <ghazi@caip.rutgers.edu>
* fold-const.c (size_htab_hash): Use htab_hash_pointer. * fold-const.c (size_htab_hash): Use htab_hash_pointer.
......
gcc/doc/extend.texi
...@@ -4443,9 +4443,6 @@ A floating point value, as wide as a SI mode integer, usually 32 bits. ...@@ -4443,9 +4443,6 @@ A floating point value, as wide as a SI mode integer, usually 32 bits.
A floating point value, as wide as a DI mode integer, usually 64 bits. A floating point value, as wide as a DI mode integer, usually 64 bits.
@end table @end table
There are no @code{V1xx} vector modes - they would be identical to the
corresponding base mode.
Specifying a combination that is not valid for the current architecture Specifying a combination that is not valid for the current architecture
will cause gcc to synthesize the instructions using a narrower mode. will cause gcc to synthesize the instructions using a narrower mode.
For example, if you specify a variable of type @code{V4SI} and your For example, if you specify a variable of type @code{V4SI} and your
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment