Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
31488c64
Commit
31488c64
authored
Mar 19, 2003
by
Nick Clifton
Committed by
Nick Clifton
Mar 19, 2003
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
(CPP_SPEC): Remove trailing semi-colon.
From-SVN: r64573
parent
685d0e07
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
26 additions
and
21 deletions
+26
-21
gcc/ChangeLog
+4
-0
gcc/config/mcore/mcore.h
+22
-21
No files found.
gcc/ChangeLog
View file @
31488c64
2003-03-19 Nick Clifton <nickc@redhat.com>
* config/mcore/mcore.h (CPP_SPEC): Remove trailing semi-colon.
2003-03-18 John David Anglin <dave.anglin@nrc-cnrc.gc.ca>
PR 10062
...
...
gcc/config/mcore/mcore.h
View file @
31488c64
/* Definitions of target machine for GNU compiler,
for Motorola M*CORE Processor.
Copyright (C) 1993, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
Copyright (C) 1993, 1999, 2000, 2001, 2002, 2003
Free Software Foundation, Inc.
This file is part of GNU
CC.
This file is part of G
CC.
GNU CC is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2, or (at your option)
any later version.
GCC is free software; you can redistribute it and/or modify it
under the terms of the GNU General Public License as published
by the Free Software Foundation; either version 2, or (at your
option)
any later version.
GNU CC is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public
License for more details.
GCC is distributed in the hope that it will be useful, but WITHOUT
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
License for more details.
You should have received a copy of the GNU General Public License
along with GNU CC; see the file COPYING. If not, write to
the
Free Software Foundation, 59 Temple Place - Suite 330,
Boston, MA 02111-1307, USA. */
You should have received a copy of the GNU General Public License
along with GCC; see the file COPYING. If not, write to the
Free Software Foundation, 59 Temple Place - Suite 330,
Boston, MA 02111-1307, USA. */
#ifndef GCC_MCORE_H
#define GCC_MCORE_H
...
...
@@ -66,8 +67,8 @@ Boston, MA 02111-1307, USA. */
/* If -m4align is ever re-enabled then add this line to the definition of CPP_SPEC
%{!m4align:-D__MCORE_ALIGN_8__} %{m4align:-D__MCORE__ALIGN_4__} */
#undef CPP_SPEC
#define CPP_SPEC "%{m210:%{mlittle-endian:%ethe m210 does not have little endian support}}"
;
#undef
CPP_SPEC
#define CPP_SPEC "%{m210:%{mlittle-endian:%ethe m210 does not have little endian support}}"
/* We don't have a -lg library, so don't put it in the list. */
#undef LIB_SPEC
...
...
@@ -210,7 +211,7 @@ extern const char * mcore_stack_increment_string;
/* What options are we going to force to specific settings,
regardless of what the user thought he wanted.
We also use this for some post-processing of options. */
We also use this for some post-processing of options.
*/
#define OVERRIDE_OPTIONS mcore_override_options ()
/* Target machine storage Layout. */
...
...
@@ -374,7 +375,7 @@ extern int mcore_stack_increment;
Aside from that, you can include as many other registers as you like. */
/* RBE: r15 {link register} not available across calls,
* But we don't mark it that way here...
*/
But we don't mark it that way here...
*/
#define CALL_USED_REGISTERS \
/* r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15 ap c fp x19 */
\
{ 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1}
...
...
@@ -529,7 +530,7 @@ extern const int regno_reg_class[FIRST_PSEUDO_REGISTER];
extern
const
enum
reg_class
reg_class_from_letter
[];
#define REG_CLASS_FROM_LETTER(C) \
(
ISLOWER (C) ? reg_class_from_letter[(C) - 'a'] : NO_REGS
)
(
ISLOWER (C) ? reg_class_from_letter[(C) - 'a'] : NO_REGS
)
/* The letters I, J, K, L, M, N, O, and P in a register constraint string
can be used to stand for particular ranges of immediate operands.
...
...
@@ -1133,7 +1134,7 @@ extern long mcore_current_compilation_timestamp;
/* Globalizing directive for a label. */
#define GLOBAL_ASM_OP "\t.export\t"
/* The prefix to add to user-visible assembler symbols. */
/* The prefix to add to user-visible assembler symbols.
*/
#undef USER_LABEL_PREFIX
#define USER_LABEL_PREFIX ""
...
...
@@ -1142,7 +1143,7 @@ extern long mcore_current_compilation_timestamp;
#define ASM_GENERATE_INTERNAL_LABEL(STRING, PREFIX, NUM) \
sprintf (STRING, "*.%s%ld", PREFIX, (long) NUM)
/* Jump tables must be 32 bit aligned. */
/* Jump tables must be 32 bit aligned.
*/
#undef ASM_OUTPUT_CASE_LABEL
#define ASM_OUTPUT_CASE_LABEL(STREAM,PREFIX,NUM,TABLE) \
fprintf (STREAM, "\t.align 2\n.%s%d:\n", PREFIX, NUM);
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment