Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
2dd484ed
Commit
2dd484ed
authored
Nov 19, 1993
by
Richard Kenner
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
(force_to_mode): Don't allow sign-extension of constants when we are
narrowing things in an IOR or XOR. From-SVN: r6117
parent
35fc1624
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
8 additions
and
0 deletions
+8
-0
gcc/combine.c
+8
-0
No files found.
gcc/combine.c
View file @
2dd484ed
...
...
@@ -5790,6 +5790,14 @@ force_to_mode (x, mode, mask, reg)
op1
=
gen_lowpart_for_combine
(
op_mode
,
force_to_mode
(
XEXP
(
x
,
1
),
mode
,
mask
,
reg
));
/* If OP1 is a CONST_INT and X is an IOR or XOR, clear bits outside
MASK since OP1 might have been sign-extended but we never want
to turn on extra bits, since combine might have previously relied
on them being off. */
if
(
GET_CODE
(
op1
)
==
CONST_INT
&&
(
code
==
IOR
||
code
==
XOR
)
&&
(
INTVAL
(
op1
)
&
mask
)
!=
0
)
op1
=
GEN_INT
(
INTVAL
(
op1
)
&
mask
);
if
(
op_mode
!=
GET_MODE
(
x
)
||
op0
!=
XEXP
(
x
,
0
)
||
op1
!=
XEXP
(
x
,
1
))
x
=
gen_binary
(
code
,
op_mode
,
op0
,
op1
);
break
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment