Skip to content

R
riscv-gcc-1
Commit 2c4be73e by Jeff Law
Options

* Check in merge from gcc2. See ChangeLog.11 and ChangeLog.12 

        for details.

        * haifa-sched.c: Mirror recent changes from gcc2.

From-SVN: r18990
parent 5665caa2
Showing with 4 additions and 5 deletions
gcc/config/alpha/alpha.h
...@@ -480,11 +480,11 @@ extern void override_options (); ...@@ -480,11 +480,11 @@ extern void override_options ();
listed once, even those in FIXED_REGISTERS. listed once, even those in FIXED_REGISTERS.
We allocate in the following order: We allocate in the following order:
$f1 (nonsaved floating-point register) $f10-$f15 (nonsaved floating-point register)
$f10-$f15 (likewise)
$f22-$f30 (likewise) $f22-$f30 (likewise)
$f21-$f16 (likewise, but input args) $f21-$f16 (likewise, but input args)
$f0 (nonsaved, but return value) $f0 (nonsaved, but return value)
$f1 (nonsaved, but immediate before saved)
$f2-$f9 (saved floating-point registers) $f2-$f9 (saved floating-point registers)
$1-$8 (nonsaved integer registers) $1-$8 (nonsaved integer registers)
$22-$25 (likewise) $22-$25 (likewise)
...@@ -499,11 +499,10 @@ extern void override_options (); ...@@ -499,11 +499,10 @@ extern void override_options ();
$30, $31, $f31 (stack pointer and always zero/ap & fp) */ $30, $31, $f31 (stack pointer and always zero/ap & fp) */
#define REG_ALLOC_ORDER \ #define REG_ALLOC_ORDER \
{33, \ {42, 43, 44, 45, 46, 47, \
42, 43, 44, 45, 46, 47, \
54, 55, 56, 57, 58, 59, 60, 61, 62, \ 54, 55, 56, 57, 58, 59, 60, 61, 62, \
53, 52, 51, 50, 49, 48, \ 53, 52, 51, 50, 49, 48, \
32, \ 32, 33, \
34, 35, 36, 37, 38, 39, 40, 41, \ 34, 35, 36, 37, 38, 39, 40, 41, \
1, 2, 3, 4, 5, 6, 7, 8, \ 1, 2, 3, 4, 5, 6, 7, 8, \
22, 23, 24, 25, \ 22, 23, 24, 25, \
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment