Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
2807791e
Commit
2807791e
authored
Mar 03, 2003
by
Kazu Hirata
Committed by
Kazu Hirata
Mar 03, 2003
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* reload1.c (reload_cse_move2add): Remove variable success.
From-SVN: r63717
parent
6579ac0c
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
9 additions
and
7 deletions
+9
-7
gcc/ChangeLog
+4
-0
gcc/reload1.c
+5
-7
No files found.
gcc/ChangeLog
View file @
2807791e
2003
-
03
-
02
Kazu
Hirata
<
kazu
@cs
.
umass
.
edu
>
*
reload1
.
c
(
reload_cse_move2add
)
:
Remove
variable
success
.
2003
-
03
-
02
Kaveh
R
.
Ghazi
<
ghazi
@caip
.
rutgers
.
edu
>
*
ggc
-
common
.
c
(
ggc_rlimit_bound
)
:
Cast
RLIM_INFINITY
to
avoid
...
...
gcc/reload1.c
View file @
2807791e
...
...
@@ -9147,7 +9147,6 @@ reload_cse_move2add (first)
if
(
GET_CODE
(
src
)
==
CONST_INT
&&
reg_base_reg
[
regno
]
<
0
)
{
int
success
=
0
;
rtx
new_src
=
GEN_INT
(
trunc_int_for_mode
(
INTVAL
(
src
)
-
reg_offset
[
regno
],
...
...
@@ -9159,11 +9158,11 @@ reload_cse_move2add (first)
value flag. jump2 already knows how to get rid of
no-op moves. */
if
(
new_src
==
const0_rtx
)
success
=
validate_change
(
insn
,
&
SET_SRC
(
pat
),
reg
,
0
);
validate_change
(
insn
,
&
SET_SRC
(
pat
),
reg
,
0
);
else
if
(
rtx_cost
(
new_src
,
PLUS
)
<
rtx_cost
(
src
,
SET
)
&&
have_add2_insn
(
reg
,
new_src
))
success
=
validate_change
(
insn
,
&
PATTERN
(
insn
),
gen_add2_insn
(
reg
,
new_src
),
0
);
validate_change
(
insn
,
&
PATTERN
(
insn
),
gen_add2_insn
(
reg
,
new_src
),
0
);
else
{
enum
machine_mode
narrow_mode
;
...
...
@@ -9187,9 +9186,8 @@ reload_cse_move2add (first)
gen_rtx_STRICT_LOW_PART
(
VOIDmode
,
narrow_reg
),
narrow_src
);
success
=
validate_change
(
insn
,
&
PATTERN
(
insn
),
new_set
,
0
);
if
(
success
)
if
(
validate_change
(
insn
,
&
PATTERN
(
insn
),
new_set
,
0
))
break
;
}
}
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment