Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
27eb1ab6
Commit
27eb1ab6
authored
Oct 22, 1996
by
Ian Lance Taylor
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Fix SETUP_INCOMING_VARARGS for TARGET_SINGLE_FLOAT || ! TARGET_FLOAT64
From-SVN: r12997
parent
efcedf42
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
14 additions
and
7 deletions
+14
-7
gcc/config/mips/abi64.h
+14
-7
No files found.
gcc/config/mips/abi64.h
View file @
27eb1ab6
...
@@ -150,26 +150,33 @@ extern struct rtx_def *mips_function_value ();
...
@@ -150,26 +150,33 @@ extern struct rtx_def *mips_function_value ();
&& ! TARGET_SOFT_FLOAT \
&& ! TARGET_SOFT_FLOAT \
&& (CUM).fp_arg_words < MAX_ARGS_IN_REGISTERS - mips_fp_off) \
&& (CUM).fp_arg_words < MAX_ARGS_IN_REGISTERS - mips_fp_off) \
{ \
{ \
enum machine_mode mode = TARGET_SINGLE_FLOAT ? SFmode : DFmode; \
int size = GET_MODE_SIZE (mode); \
int off; \
int off; \
int i; \
int i; \
/* We can't use move_block_from_reg, because it will use \
/* We can't use move_block_from_reg, because it will use \
the wrong mode. */
\
the wrong mode. */
\
off = (- (mips_save_gp_regs * UNITS_PER_WORD) \
off = - (mips_save_gp_regs * UNITS_PER_WORD); \
- (mips_save_fp_regs * UNITS_PER_FPREG)); \
if (! TARGET_SINGLE_FLOAT) \
off &= ~ 7; \
if (! TARGET_FLOAT64 || TARGET_SINGLE_FLOAT) \
off -= (mips_save_fp_regs / 2) * size; \
else \
off -= mips_save_fp_regs * size; \
for (i = 0; i < mips_save_fp_regs; i++) \
for (i = 0; i < mips_save_fp_regs; i++) \
{ \
{ \
rtx tem = \
rtx tem = \
gen_rtx (MEM,
DFmode,
\
gen_rtx (MEM,
mode,
\
plus_constant (virtual_incoming_args_rtx, \
plus_constant (virtual_incoming_args_rtx, \
(off \
off)); \
+ i * GET_MODE_SIZE (DFmode)))); \
emit_move_insn (tem, \
emit_move_insn (tem, \
gen_rtx (REG,
DF
mode, \
gen_rtx (REG, mode, \
((CUM).fp_arg_words \
((CUM).fp_arg_words \
+ FP_ARG_FIRST \
+ FP_ARG_FIRST \
+ i \
+ i \
+ mips_fp_off))); \
+ mips_fp_off))); \
if (! TARGET_FLOAT64) \
off += size; \
if (! TARGET_FLOAT64 || TARGET_SINGLE_FLOAT) \
++i; \
++i; \
} \
} \
} \
} \
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment