Commit 26153085 by Michael Meissner

Update comment

From-SVN: r148870
parent cacf1ca8
......@@ -1310,7 +1310,8 @@ extern enum reg_class rs6000_regno_regclass[FIRST_PSEUDO_REGISTER];
#define REGNO_REG_CLASS(REGNO) rs6000_regno_regclass[(REGNO)]
#endif
/* VSX register classes. */
/* Register classes for altivec registers (and eventually other vector
units). */
extern enum reg_class rs6000_vector_reg_class[];
/* The class value for index registers, and the one for base regs. */
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment