re PR target/35767 (x86 backend uses aligned load on unaligned memory)
gcc/ 2008-05-27 H.J. Lu <hongjiu.lu@intel.com> PR target/35767 PR target/35771 * config/i386/i386.c (ix86_function_arg_boundary): Use alignment of canonical type. (ix86_expand_vector_move): Check unaligned memory access for all SSE modes. gcc/testsuite/ 2008-05-27 H.J. Lu <hongjiu.lu@intel.com> PR target/35767 PR target/35771 * gcc.target/i386/pr35767-1.c: New. * gcc.target/i386/pr35767-1d.c: Likewise. * gcc.target/i386/pr35767-1i.c: Likewise. * gcc.target/i386/pr35767-2.c: Likewise. * gcc.target/i386/pr35767-2d.c: Likewise. * gcc.target/i386/pr35767-2i.c: Likewise. * gcc.target/i386/pr35767-3.c: Likewise. * gcc.target/i386/pr35767-4.c: Likewise. * gcc.target/i386/pr35767-5.c: Likewise. From-SVN: r136054
Showing
gcc/testsuite/gcc.target/i386/pr35767-1.c
0 → 100644
gcc/testsuite/gcc.target/i386/pr35767-1d.c
0 → 100644
gcc/testsuite/gcc.target/i386/pr35767-1i.c
0 → 100644
gcc/testsuite/gcc.target/i386/pr35767-2.c
0 → 100644
gcc/testsuite/gcc.target/i386/pr35767-2d.c
0 → 100644
gcc/testsuite/gcc.target/i386/pr35767-2i.c
0 → 100644
gcc/testsuite/gcc.target/i386/pr35767-3.c
0 → 100644
gcc/testsuite/gcc.target/i386/pr35767-4.c
0 → 100644
gcc/testsuite/gcc.target/i386/pr35767-5.c
0 → 100644
Please
register
or
sign in
to comment