Commit 2291d1fd by Andrew Stubbs

amdgcn: fix mode in vec_series

2020-02-21  Andrew Stubbs  <ams@codesourcery.com>

	gcc/
	* config/gcn/gcn-valu.md (vec_seriesv64di): Use gen_vec_duplicatev64di.
parent a0ee8352
2020-02-21 Andrew Stubbs <ams@codesourcery.com>
* config/gcn/gcn-valu.md (vec_seriesv64di): Use gen_vec_duplicatev64di.
2020-02-21 Richard Sandiford <richard.sandiford@arm.com> 2020-02-21 Richard Sandiford <richard.sandiford@arm.com>
* config/aarch64/aarch64.c (aarch64_emit_approx_sqrt): Add SVE * config/aarch64/aarch64.c (aarch64_emit_approx_sqrt): Add SVE
......
...@@ -3156,7 +3156,7 @@ ...@@ -3156,7 +3156,7 @@
rtx op1vec = gen_reg_rtx (V64DImode); rtx op1vec = gen_reg_rtx (V64DImode);
emit_insn (gen_mulv64di3_zext_dup2 (tmp, v1, operands[2])); emit_insn (gen_mulv64di3_zext_dup2 (tmp, v1, operands[2]));
emit_insn (gen_vec_duplicatev64si (op1vec, operands[1])); emit_insn (gen_vec_duplicatev64di (op1vec, operands[1]));
emit_insn (gen_addv64di3 (operands[0], tmp, op1vec)); emit_insn (gen_addv64di3 (operands[0], tmp, op1vec));
DONE; DONE;
}) })
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment