Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
2254dcd5
Commit
2254dcd5
authored
Dec 31, 1993
by
Richard Kenner
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Delete OPTIMIZATION_OPTIONS.
From-SVN: r6346
parent
faa2075e
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
0 additions
and
13 deletions
+0
-13
gcc/config/arm/arm.h
+0
-13
No files found.
gcc/config/arm/arm.h
View file @
2254dcd5
...
...
@@ -158,19 +158,6 @@ extern enum processor_type arm_cpu;
flag_schedule_insns = flag_schedule_insns_after_reload = 0; \
arm_cpu = TARGET_6 ? PROCESSOR_ARM6: PROCESSOR_ARM2; \
}
/* Omitting the frame pointer is a very good idea on the ARM, especially if
not TARGET_APCS, in which case all that pushing on function entry isn't
mandatory anymore. Unfortunately this is not permitted since we mustn't
change the flags when -g is enabled and without a frame pointer debugging
using dbx is impossible.
Forcing loads to be explicit allows cse to work better */
#define OPTIMIZATION_OPTIONS(OPTIMIZE) \
{ \
if (OPTIMIZE) \
flag_force_mem = 1; \
}
/* Target machine storage Layout. */
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment