Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
1e788887
Commit
1e788887
authored
Mar 18, 2003
by
Kazu Hirata
Committed by
Kazu Hirata
Mar 18, 2003
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* config/h8300/h8300.md (*iorsi3_two_qi_zext): New.
From-SVN: r64531
parent
94e001a9
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
22 additions
and
0 deletions
+22
-0
gcc/ChangeLog
+4
-0
gcc/config/h8300/h8300.md
+18
-0
No files found.
gcc/ChangeLog
View file @
1e788887
2003-03-18 Kazu Hirata <kazu@cs.umass.edu>
* config/h8300/h8300.md (*iorsi3_two_qi_zext): New.
2003-03-18 Andreas Schwab <schwab@suse.de>
* dwarf2out.c (output_file_names): Cast size_t to unsigned long
...
...
gcc/config/h8300/h8300.md
View file @
1e788887
...
...
@@ -2921,6 +2921,24 @@
[
(set_attr "cc" "clobber")
(set_attr "length" "2")])
(define_insn_and_split "
*
iorsi3_two_qi_zext"
[
(set (match_operand:SI 0 "register_operand" "=&r")
(ior:SI (zero_extend:SI (match_operand:QI 1 "memory_operand" "m"))
(and:SI (ashift:SI (subreg:SI (match_operand:QI 2 "memory_operand" "m") 0)
(const_int 8))
(const_int 65280))))]
"(TARGET_H8300H || TARGET_H8300S)"
"#"
"&& reload_completed"
[
(set (match_dup 3)
(ior:HI (zero_extend:HI (match_dup 1))
(ashift:HI (subreg:HI (match_dup 2) 0)
(const_int 8))))
(set (match_dup 0)
(zero_extend:SI (match_dup 3)))]
"operands
[
3
]
= gen_rtx_REG (HImode, REGNO (operands
[
0
]
));")
(define_insn "
*
iorsi3_e2f"
[
(set (match_operand:SI 0 "register_operand" "=r")
(ior:SI (and:SI (match_operand:SI 1 "register_operand" "0")
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment