Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
1d896f48
Commit
1d896f48
authored
Jul 16, 2018
by
Ramana Radhakrishnan
Committed by
Ramana Radhakrishnan
Jul 16, 2018
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
[Patch AArch64] Add early clobber for aarch64_store_exclusive.
From-SVN: r262686
parent
5e5ef52c
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
6 additions
and
1 deletions
+6
-1
gcc/ChangeLog
+5
-0
gcc/config/aarch64/atomics.md
+1
-1
No files found.
gcc/ChangeLog
View file @
1d896f48
2018-07-16 Ramana Radhakrishnan <ramana.radhakrishnan@arm.com>
* config/aarch64/atomics.md (aarch64_store_execlusive<mode>): Add
early clobber.
2018-07-16 Eric Botcazou <ebotcazou@adacore.com>
PR tree-optimization/86514
...
...
gcc/config/aarch64/atomics.md
View file @
1d896f48
...
...
@@ -530,7 +530,7 @@
)
(define_insn "aarch64_store_exclusive
<mode>
"
[
(set (match_operand:SI 0 "register_operand" "=r")
[
(set (match_operand:SI 0 "register_operand" "=
&
r")
(unspec_volatile:SI
[
(const_int 0)
]
UNSPECV_SX))
(set (match_operand:ALLI 1 "aarch64_sync_memory_operand" "=Q")
(unspec_volatile:ALLI
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment