Commit 16821545 by Alexander Ivchenko Committed by Kirill Yukhin

sse.md (VI124_AVX2_48_AVX512F): New.

        * config/i386/sse.md (VI124_AVX2_48_AVX512F): New.
        (VI8F_256_512): Ditto.
        (abs<mode>2): Changed iterator.
        (avx2_perm<mode>): Changed to ...
        (<avx2_avx512f>_perm<mode>): This.
        (avx2_perm<mode>_1): Changed to ...
        (<avx2_avx512f>_perm<mode>_1): This.


Co-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com>
Co-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com>
Co-Authored-By: Ilya Tocar <ilya.tocar@intel.com>
Co-Authored-By: Ilya Verbin <ilya.verbin@intel.com>
Co-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com>
Co-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com>
Co-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com>
Co-Authored-By: Sergey Lega <sergey.s.lega@intel.com>

From-SVN: r203436
parent 5348cff8
...@@ -8,6 +8,24 @@ ...@@ -8,6 +8,24 @@
Kirill Yukhin <kirill.yukhin@intel.com> Kirill Yukhin <kirill.yukhin@intel.com>
Michael Zolotukhin <michael.v.zolotukhin@intel.com> Michael Zolotukhin <michael.v.zolotukhin@intel.com>
* config/i386/sse.md (VI124_AVX2_48_AVX512F): New.
(VI8F_256_512): Ditto.
(abs<mode>2): Changed iterator.
(avx2_perm<mode>): Changed to ...
(<avx2_avx512f>_perm<mode>): This.
(avx2_perm<mode>_1): Changed to ...
(<avx2_avx512f>_perm<mode>_1): This.
2013-10-11 Alexander Ivchenko <alexander.ivchenko@intel.com>
Maxim Kuznetsov <maxim.kuznetsov@intel.com>
Sergey Lega <sergey.s.lega@intel.com>
Anna Tikhonova <anna.tikhonova@intel.com>
Ilya Tocar <ilya.tocar@intel.com>
Andrey Turetskiy <andrey.turetskiy@intel.com>
Ilya Verbin <ilya.verbin@intel.com>
Kirill Yukhin <kirill.yukhin@intel.com>
Michael Zolotukhin <michael.v.zolotukhin@intel.com>
* config/i386/sse.md (VI48_AVX512F): New. * config/i386/sse.md (VI48_AVX512F): New.
(VI48_AVX2): Changed to ... (VI48_AVX2): Changed to ...
(VI48_AVX2_48_AVX512F): This. (VI48_AVX2_48_AVX512F): This.
......
...@@ -236,6 +236,12 @@ ...@@ -236,6 +236,12 @@
[(V16HI "TARGET_AVX2") V8HI [(V16HI "TARGET_AVX2") V8HI
(V8SI "TARGET_AVX2") V4SI]) (V8SI "TARGET_AVX2") V4SI])
(define_mode_iterator VI124_AVX2_48_AVX512F
[(V32QI "TARGET_AVX2") V16QI
(V16HI "TARGET_AVX2") V8HI
(V16SI "TARGET_AVX512F") (V8SI "TARGET_AVX2") V4SI
(V8DI "TARGET_AVX512F")])
(define_mode_iterator VI124_AVX512F (define_mode_iterator VI124_AVX512F
[(V32QI "TARGET_AVX2") V16QI [(V32QI "TARGET_AVX2") V16QI
(V32HI "TARGET_AVX512F") (V16HI "TARGET_AVX2") V8HI (V32HI "TARGET_AVX512F") (V16HI "TARGET_AVX2") V8HI
...@@ -344,6 +350,8 @@ ...@@ -344,6 +350,8 @@
(define_mode_iterator VI8F_128 [V2DI V2DF]) (define_mode_iterator VI8F_128 [V2DI V2DF])
(define_mode_iterator VI4F_256 [V8SI V8SF]) (define_mode_iterator VI4F_256 [V8SI V8SF])
(define_mode_iterator VI8F_256 [V4DI V4DF]) (define_mode_iterator VI8F_256 [V4DI V4DF])
(define_mode_iterator VI8F_256_512
[V4DI V4DF (V8DI "TARGET_AVX512F") (V8DF "TARGET_AVX512F")])
;; Mapping from float mode to required SSE level ;; Mapping from float mode to required SSE level
(define_mode_attr sse (define_mode_attr sse
...@@ -8627,9 +8635,9 @@ ...@@ -8627,9 +8635,9 @@
(set_attr "mode" "DI")]) (set_attr "mode" "DI")])
(define_insn "abs<mode>2" (define_insn "abs<mode>2"
[(set (match_operand:VI124_AVX2 0 "register_operand" "=v") [(set (match_operand:VI124_AVX2_48_AVX512F 0 "register_operand" "=v")
(abs:VI124_AVX2 (abs:VI124_AVX2_48_AVX512F
(match_operand:VI124_AVX2 1 "nonimmediate_operand" "vm")))] (match_operand:VI124_AVX2_48_AVX512F 1 "nonimmediate_operand" "vm")))]
"TARGET_SSSE3" "TARGET_SSSE3"
"%vpabs<ssemodesuffix>\t{%1, %0|%0, %1}" "%vpabs<ssemodesuffix>\t{%1, %0|%0, %1}"
[(set_attr "type" "sselog1") [(set_attr "type" "sselog1")
...@@ -10755,25 +10763,25 @@ ...@@ -10755,25 +10763,25 @@
(set_attr "prefix" "vex") (set_attr "prefix" "vex")
(set_attr "mode" "OI")]) (set_attr "mode" "OI")])
(define_expand "avx2_perm<mode>" (define_expand "<avx2_avx512f>_perm<mode>"
[(match_operand:VI8F_256 0 "register_operand") [(match_operand:VI8F_256_512 0 "register_operand")
(match_operand:VI8F_256 1 "nonimmediate_operand") (match_operand:VI8F_256_512 1 "nonimmediate_operand")
(match_operand:SI 2 "const_0_to_255_operand")] (match_operand:SI 2 "const_0_to_255_operand")]
"TARGET_AVX2" "TARGET_AVX2"
{ {
int mask = INTVAL (operands[2]); int mask = INTVAL (operands[2]);
emit_insn (gen_avx2_perm<mode>_1 (operands[0], operands[1], emit_insn (gen_<avx2_avx512f>_perm<mode>_1 (operands[0], operands[1],
GEN_INT ((mask >> 0) & 3), GEN_INT ((mask >> 0) & 3),
GEN_INT ((mask >> 2) & 3), GEN_INT ((mask >> 2) & 3),
GEN_INT ((mask >> 4) & 3), GEN_INT ((mask >> 4) & 3),
GEN_INT ((mask >> 6) & 3))); GEN_INT ((mask >> 6) & 3)));
DONE; DONE;
}) })
(define_insn "avx2_perm<mode>_1" (define_insn "<avx2_avx512f>_perm<mode>_1"
[(set (match_operand:VI8F_256 0 "register_operand" "=v") [(set (match_operand:VI8F_256_512 0 "register_operand" "=v")
(vec_select:VI8F_256 (vec_select:VI8F_256_512
(match_operand:VI8F_256 1 "nonimmediate_operand" "vm") (match_operand:VI8F_256_512 1 "nonimmediate_operand" "vm")
(parallel [(match_operand 2 "const_0_to_3_operand") (parallel [(match_operand 2 "const_0_to_3_operand")
(match_operand 3 "const_0_to_3_operand") (match_operand 3 "const_0_to_3_operand")
(match_operand 4 "const_0_to_3_operand") (match_operand 4 "const_0_to_3_operand")
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment