Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
166cdf4a
Commit
166cdf4a
authored
Dec 15, 1997
by
Richard Henderson
Committed by
Richard Henderson
Dec 15, 1997
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* expmed.c (expand_shift): If SHIFT_COUNT_TRUNCATED, drop a SUBREG.
From-SVN: r17107
parent
bcbbac26
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
14 additions
and
5 deletions
+14
-5
gcc/ChangeLog
+4
-0
gcc/expmed.c
+10
-5
No files found.
gcc/ChangeLog
View file @
166cdf4a
Mon Dec 15 18:40:08 1997 Richard Henderson <rth@cygnus.com>
* expmed.c (expand_shift): If SHIFT_COUNT_TRUNCATED, drop a SUBREG.
Mon Dec 15 18:31:43 1997 Richard Henderson <rth@cygnus.com>
Mon Dec 15 18:31:43 1997 Richard Henderson <rth@cygnus.com>
* alpha.c (alpha_cpu_name): New variable.
* alpha.c (alpha_cpu_name): New variable.
...
...
gcc/expmed.c
View file @
166cdf4a
...
@@ -1752,11 +1752,16 @@ expand_shift (code, mode, shifted, amount, target, unsignedp)
...
@@ -1752,11 +1752,16 @@ expand_shift (code, mode, shifted, amount, target, unsignedp)
op1
=
expand_expr
(
amount
,
NULL_RTX
,
VOIDmode
,
0
);
op1
=
expand_expr
(
amount
,
NULL_RTX
,
VOIDmode
,
0
);
#ifdef SHIFT_COUNT_TRUNCATED
#ifdef SHIFT_COUNT_TRUNCATED
if
(
SHIFT_COUNT_TRUNCATED
if
(
SHIFT_COUNT_TRUNCATED
)
&&
GET_CODE
(
op1
)
==
CONST_INT
{
&&
(
unsigned
HOST_WIDE_INT
)
INTVAL
(
op1
)
>=
GET_MODE_BITSIZE
(
mode
))
if
(
GET_CODE
(
op1
)
==
CONST_INT
op1
=
GEN_INT
((
unsigned
HOST_WIDE_INT
)
INTVAL
(
op1
)
&&
(
unsigned
HOST_WIDE_INT
)
INTVAL
(
op1
)
>=
GET_MODE_BITSIZE
(
mode
))
%
GET_MODE_BITSIZE
(
mode
));
op1
=
GEN_INT
((
unsigned
HOST_WIDE_INT
)
INTVAL
(
op1
)
%
GET_MODE_BITSIZE
(
mode
));
else
if
(
GET_CODE
(
op1
)
==
SUBREG
&&
SUBREG_WORD
(
op1
)
==
0
)
op1
=
SUBREG_REG
(
op1
);
}
#endif
#endif
if
(
op1
==
const0_rtx
)
if
(
op1
==
const0_rtx
)
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment