Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
1332e951
Commit
1332e951
authored
Oct 06, 2003
by
Richard Sandiford
Committed by
Richard Sandiford
Oct 06, 2003
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* config/mips/mips.md: Merge mips16 lw/srl pattern with its splitter
From-SVN: r72134
parent
96d053de
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
16 additions
and
18 deletions
+16
-18
gcc/ChangeLog
+5
-0
gcc/config/mips/mips.md
+11
-18
No files found.
gcc/ChangeLog
View file @
1332e951
2003-10-06 Richard Sandiford <rsandifo@redhat.com>
* config/mips/mips.md: Merge mips16 lw/srl pattern with its splitter.
2003-10-05 Andrew Pinski <apinski@apple.com>
* config/darwin.c (machopic_non_lazy_ptr_name): Fix off by one
errors in memcpy destinations.
(machopic_stub_name): Likewise.
...
...
gcc/config/mips/mips.md
View file @
1332e951
...
...
@@ -5867,29 +5867,22 @@ sra\t%M0,%M1,%2\n\
;; register, and an and (the key problem here is that the mips16 does
;; not have and immediate). We recognize a shift of a load in order
;; to make it simple enough for combine to understand.
;; ??? FIXME: turn into a define_insn_and_split
(define_insn ""
;;
;; The length here is the worst case: the length of the split version
;; will be more accurate.
(define_insn_and_split ""
[
(set (match_operand:SI 0 "register_operand" "=d")
(lshiftrt:SI (match_operand:SI 1 "memory_operand" "m")
(match_operand:SI 2 "immediate_operand" "I")))]
"0 && TARGET_MIPS16"
"lw
\t
%0,%1
\;
srl
\t
%0,%2"
[
(set_attr "type" "load")
(set_attr "mode" "SI")
(set_attr_alternative "length"
[
(if_then_else (match_operand:VOID 2 "m16_uimm3_b" "")
(const_int 12)
(const_int 16))])])
(define_split
[
(set (match_operand:SI 0 "register_operand" "")
(lshiftrt:SI (match_operand:SI 1 "memory_operand" "")
(match_operand:SI 2 "immediate_operand" "")))]
"TARGET_MIPS16 && !TARGET_DEBUG_D_MODE"
"TARGET_MIPS16"
"#"
""
[
(set (match_dup 0) (match_dup 1))
(set (match_dup 0) (lshiftrt:SI (match_dup 0) (match_dup 2)))]
"")
""
[
(set_attr "type" "load")
(set_attr "mode" "SI")
(set_attr "length" "16")])
(define_expand "lshrdi3"
[
(parallel
[
(set (match_operand:DI 0 "register_operand" "")
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment