Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
12b19f6a
Commit
12b19f6a
authored
Sep 01, 2019
by
Bernd Edlinger
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Fix wrong dates in ChangeLog
From-SVN: r275265
parent
7a9f7e59
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
3 additions
and
3 deletions
+3
-3
gcc/ChangeLog
+3
-3
No files found.
gcc/ChangeLog
View file @
12b19f6a
...
...
@@ -171,7 +171,7 @@
* config/i386/i386-features.c (convert_scalars_to_vector): Do not
add the MD problem.
2019-0
9
-28 Bernd Edlinger <bernd.edlinger@hotmail.de>
2019-0
8
-28 Bernd Edlinger <bernd.edlinger@hotmail.de>
Richard Biener <rguenther@suse.de>
* expr.c (expand_assignment): Handle misaligned DECLs.
...
...
@@ -2861,12 +2861,12 @@
* config/i386/mmx.md (usadv8qi): Use register_operand instead of
vector_operand.
2019-0
9
-09 Vladimir Makarov <vmakarov@redhat.com>
2019-0
8
-09 Vladimir Makarov <vmakarov@redhat.com>
* reload1.c (finish_spills): Do not check ira_conflicts_p when
handling spilled pseudos.
2019-0
9
-09 Richard Earnshaw <rearnsha@arm.com>
2019-0
8
-09 Richard Earnshaw <rearnsha@arm.com>
PR target/91386
* config/aarch64/aarch64.c (aarch64_gen_adjusted_ldpstp): Use copy_rtx
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment