Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
0f177d7c
Commit
0f177d7c
authored
May 11, 1998
by
Richard Henderson
Committed by
Richard Henderson
May 11, 1998
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* sparc.md (ffsdi2): Disable. Simplify the expression as well.
From-SVN: r19674
parent
28233641
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
15 additions
and
8 deletions
+15
-8
gcc/ChangeLog
+4
-0
gcc/config/sparc/sparc.md
+11
-8
No files found.
gcc/ChangeLog
View file @
0f177d7c
Mon May 11 17:24:27 1998 Richard Henderson <rth@cygnus.com>
* sparc.md (ffsdi2): Disable. Simplify the expression as well.
Mon May 11 13:30:44 1998 Jim Wilson <wilson@cygnus.com>
* varasm.c (make_decl_rtl): Disable April 1 change.
...
...
gcc/config/sparc/sparc.md
View file @
0f177d7c
...
...
@@ -6123,14 +6123,17 @@ if (! TARGET_ARCH64)
;; ??? This should be a define expand, so that the extra instruction have
;; a chance of being optimized away.
(define_insn "ffsdi2"
[(set (match_operand:DI 0 "register_operand" "=&r")
(ffs:DI (match_operand:DI 1 "register_operand" "r")))
(clobber (match_scratch:DI 2 "=&r"))]
"TARGET_ARCH64"
"neg %1,%2\;not %2,%2\;xor %1,%2,%2\;popc %2,%0\;movrz %1,0,%0"
[(set_attr "type" "multi")
(set_attr "length" "5")])
;; Disabled because none of the UltraSparcs implement popc. The HAL R1
;; does, but no one uses that and we don't have a switch for it.
;
;(define_insn "ffsdi2"
; [(set (match_operand:DI 0 "register_operand" "=&r")
; (ffs:DI (match_operand:DI 1 "register_operand" "r")))
; (clobber (match_scratch:DI 2 "=&r"))]
; "TARGET_ARCH64"
; "neg %1,%2\;xnor %1,%2,%2\;popc %2,%0"
; [(set_attr "type" "multi")
; (set_attr "length" "3")])
;; Split up troublesome insns for better scheduling. */
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment