Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
0eb9f40e
Commit
0eb9f40e
authored
May 21, 1992
by
Richard Stallman
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
*** empty log message ***
From-SVN: r1040
parent
3c0e8d08
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
1 additions
and
1 deletions
+1
-1
gcc/config/sparc/sparc.h
+1
-1
No files found.
gcc/config/sparc/sparc.h
View file @
0eb9f40e
...
@@ -1391,7 +1391,7 @@ extern struct rtx_def *legitimize_pic_address ();
...
@@ -1391,7 +1391,7 @@ extern struct rtx_def *legitimize_pic_address ();
be clobbered by an asm. No such register actually exists. Condition
be clobbered by an asm. No such register actually exists. Condition
codes are partly stored in the PSR and partly in the FSR. */
codes are partly stored in the PSR and partly in the FSR. */
#define ADDITIONAL_REGISTER_NAMES {"ccr", 0}
#define ADDITIONAL_REGISTER_NAMES {"ccr", 0
, "cc", 0
}
/* How to renumber registers for dbx and gdb. */
/* How to renumber registers for dbx and gdb. */
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment