Skip to content

R
riscv-gcc-1
Commit 0c15dfc1 by Jeff Law Committed by Jeff Law
Options

* config/mcore/mcore.c (mcore_gen_compare): Adjust fallthru comments. 

From-SVN: r241569
parent 1cd20a8f
Showing with 7 additions and 5 deletions
gcc/ChangeLog
2016-10-26 Jeff Law <law@redhat.com> 2016-10-26 Jeff Law <law@redhat.com>
* config/mcore/mcore.c (mcore_gen_compare): Adjust fallthru comments.
* config/microblaze/microblaze.c (microblaze_function_arg): Adjust * config/microblaze/microblaze.c (microblaze_function_arg): Adjust
fallthru comment. fallthru comment.
......
gcc/config/mcore/mcore.c
...@@ -611,7 +611,7 @@ mcore_gen_compare (enum rtx_code code, rtx op0, rtx op1) ...@@ -611,7 +611,7 @@ mcore_gen_compare (enum rtx_code code, rtx op0, rtx op1)
case EQ: /* Use inverted condition, cmpne. */ case EQ: /* Use inverted condition, cmpne. */
code = NE; code = NE;
invert = true; invert = true;
/* Drop through. */ /* FALLTHRU */
case NE: /* Use normal condition, cmpne. */ case NE: /* Use normal condition, cmpne. */
if (GET_CODE (op1) == CONST_INT && ! CONST_OK_FOR_K (INTVAL (op1))) if (GET_CODE (op1) == CONST_INT && ! CONST_OK_FOR_K (INTVAL (op1)))
...@@ -621,7 +621,7 @@ mcore_gen_compare (enum rtx_code code, rtx op0, rtx op1) ...@@ -621,7 +621,7 @@ mcore_gen_compare (enum rtx_code code, rtx op0, rtx op1)
case LE: /* Use inverted condition, reversed cmplt. */ case LE: /* Use inverted condition, reversed cmplt. */
code = GT; code = GT;
invert = true; invert = true;
/* Drop through. */ /* FALLTHRU */
case GT: /* Use normal condition, reversed cmplt. */ case GT: /* Use normal condition, reversed cmplt. */
if (GET_CODE (op1) == CONST_INT) if (GET_CODE (op1) == CONST_INT)
...@@ -631,7 +631,7 @@ mcore_gen_compare (enum rtx_code code, rtx op0, rtx op1) ...@@ -631,7 +631,7 @@ mcore_gen_compare (enum rtx_code code, rtx op0, rtx op1)
case GE: /* Use inverted condition, cmplt. */ case GE: /* Use inverted condition, cmplt. */
code = LT; code = LT;
invert = true; invert = true;
/* Drop through. */ /* FALLTHRU */
case LT: /* Use normal condition, cmplt. */ case LT: /* Use normal condition, cmplt. */
if (GET_CODE (op1) == CONST_INT && if (GET_CODE (op1) == CONST_INT &&
...@@ -646,7 +646,7 @@ mcore_gen_compare (enum rtx_code code, rtx op0, rtx op1) ...@@ -646,7 +646,7 @@ mcore_gen_compare (enum rtx_code code, rtx op0, rtx op1)
gcc_assert (GET_CODE (op1) != CONST_INT || INTVAL (op1) != 0); gcc_assert (GET_CODE (op1) != CONST_INT || INTVAL (op1) != 0);
code = LEU; code = LEU;
invert = true; invert = true;
/* Drop through. */ /* FALLTHRU */
case LEU: /* Use normal condition, reversed cmphs. */ case LEU: /* Use normal condition, reversed cmphs. */
if (GET_CODE (op1) == CONST_INT && INTVAL (op1) != 0) if (GET_CODE (op1) == CONST_INT && INTVAL (op1) != 0)
...@@ -656,7 +656,7 @@ mcore_gen_compare (enum rtx_code code, rtx op0, rtx op1) ...@@ -656,7 +656,7 @@ mcore_gen_compare (enum rtx_code code, rtx op0, rtx op1)
case LTU: /* Use inverted condition, cmphs. */ case LTU: /* Use inverted condition, cmphs. */
code = GEU; code = GEU;
invert = true; invert = true;
/* Drop through. */ /* FALLTHRU */
case GEU: /* Use normal condition, cmphs. */ case GEU: /* Use normal condition, cmphs. */
if (GET_CODE (op1) == CONST_INT && INTVAL (op1) != 0) if (GET_CODE (op1) == CONST_INT && INTVAL (op1) != 0)
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment