Skip to content

R
riscv-gcc-1
Commit 03eccdc8 by Richard Sandiford Committed by Richard Sandiford
Options

* config/mips/mips.md (loadx, storex): Define for V2SF. 

From-SVN: r88089
parent ef44a6ff
Showing with 6 additions and 2 deletions
gcc/ChangeLog
2004-09-25 Richard Sandiford <rsandifo@redhat.com>
* config/mips/mips.md (loadx, storex): Define for V2SF.
2004-09-25 Ulrich Weigand <uweigand@de.ibm.com>
* config/s390/s390-protos.h (s390_back_chain_rtx): Add prototype.
......
gcc/config/mips/mips.md
......@@ -355,8 +355,8 @@
(define_mode_attr store [(SI "sw") (DI "sd")])
;; Similarly for MIPS IV indexed FPR loads and stores.
(define_mode_attr loadx [(SF "lwxc1") (DF "ldxc1")])
(define_mode_attr storex [(SF "swxc1") (DF "sdxc1")])
(define_mode_attr loadx [(SF "lwxc1") (DF "ldxc1") (V2SF "ldxc1")])
(define_mode_attr storex [(SF "swxc1") (DF "sdxc1") (V2SF "sdxc1")])
;; The unextended ranges of the MIPS16 addiu and daddiu instructions
;; are different. Some forms of unextended addiu have an 8-bit immediate
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment