Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
034c1be0
Commit
034c1be0
authored
May 20, 1995
by
Michael Meissner
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Do not do insv/extz on 1/2 byte structures
From-SVN: r9758
parent
d030f4b2
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
34 additions
and
2 deletions
+34
-2
gcc/config/rs6000/rs6000.md
+34
-2
No files found.
gcc/config/rs6000/rs6000.md
View file @
034c1be0
...
@@ -1929,7 +1929,23 @@
...
@@ -1929,7 +1929,23 @@
;; Rotate and shift insns, in all their variants. These support shifts,
;; Rotate and shift insns, in all their variants. These support shifts,
;; field inserts and extracts, and various combinations thereof.
;; field inserts and extracts, and various combinations thereof.
(define_insn "insv"
(define_expand "insv"
[
(set (zero_extract:SI (match_operand:SI 0 "gpc_reg_operand" "+r")
(match_operand:SI 1 "const_int_operand" "i")
(match_operand:SI 2 "const_int_operand" "i"))
(match_operand:SI 3 "gpc_reg_operand" "r"))]
""
"
{
/
*
Do not handle 16/8 bit structures that fit in HI/QI modes directly, since
the (SUBREG:SI (REG:HI xxx)) that is otherwise generated can confuse the
compiler if the address of the structure is taken later.
*
/
if (GET_CODE (operands
[
0
]
) == SUBREG
&& (GET_MODE_SIZE (GET_MODE (SUBREG_REG (operands
[
0
]
))) < UNITS_PER_WORD))
FAIL;
}")
(define_insn ""
[
(set (zero_extract:SI (match_operand:SI 0 "gpc_reg_operand" "+r")
[
(set (zero_extract:SI (match_operand:SI 0 "gpc_reg_operand" "+r")
(match_operand:SI 1 "const_int_operand" "i")
(match_operand:SI 1 "const_int_operand" "i")
(match_operand:SI 2 "const_int_operand" "i"))
(match_operand:SI 2 "const_int_operand" "i"))
...
@@ -2021,7 +2037,23 @@
...
@@ -2021,7 +2037,23 @@
return
\"
{rlimi|rlwimi} %0,%3,%5,%h2,%h1
\"
;
return
\"
{rlimi|rlwimi} %0,%3,%5,%h2,%h1
\"
;
}")
}")
(define_insn "extzv"
(define_expand "extzv"
[
(set (match_operand:SI 0 "gpc_reg_operand" "=r")
(zero_extract:SI (match_operand:SI 1 "gpc_reg_operand" "r")
(match_operand:SI 2 "const_int_operand" "i")
(match_operand:SI 3 "const_int_operand" "i")))]
""
"
{
/
*
Do not handle 16/8 bit structures that fit in HI/QI modes directly, since
the (SUBREG:SI (REG:HI xxx)) that is otherwise generated can confuse the
compiler if the address of the structure is taken later.
*
/
if (GET_CODE (operands
[
0
]
) == SUBREG
&& (GET_MODE_SIZE (GET_MODE (SUBREG_REG (operands
[
0
]
))) < UNITS_PER_WORD))
FAIL;
}")
(define_insn ""
[
(set (match_operand:SI 0 "gpc_reg_operand" "=r")
[
(set (match_operand:SI 0 "gpc_reg_operand" "=r")
(zero_extract:SI (match_operand:SI 1 "gpc_reg_operand" "r")
(zero_extract:SI (match_operand:SI 1 "gpc_reg_operand" "r")
(match_operand:SI 2 "const_int_operand" "i")
(match_operand:SI 2 "const_int_operand" "i")
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment