Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
M
macroplacement
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
macroplacement
Commits
fa0922ef
Commit
fa0922ef
authored
Sep 17, 2022
by
sakundu
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Updated report extraction
Signed-off-by: sakundu <sakundu@ucsd.edu>
parent
010e9c8e
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
7 additions
and
3 deletions
+7
-3
Flows/util/extract_report.tcl
+7
-3
No files found.
Flows/util/extract_report.tcl
View file @
fa0922ef
...
...
@@ -53,14 +53,18 @@ proc extract_wire_length {} {
}
proc
extract_report
{
stage
}
{
setAnalysisMode -reset
setAnalysisMode -analysisType onChipVariation -cppr both
if
{
$stage
==
"preCTS"
}
{
timeDesign -preCTS -prefix
${stage}
}
else
if
{
$stage
==
"postCTS"
}
{
timeDesign -postCTS -prefix
${stage}
}
else
if
{
$stage
==
"postRoute"
}
{
setAnalysisMode -analysisType onChipVariatio -cppr both
timeDesign -postRoute -prefix
${stage}
}
timeDesign -postRoute -prefix
${stage}
}
else
if
{
$stage
==
"postRouetOpt"
}
{
timeDesign -postRoute -prefix
${stage}
}
set rpt1
[
extract_from_timing_rpt timingReports/$
{
stage
}
.summary.gz
]
report_power > power_$
{
stage
}
.rpt
set rpt2
[
extract_from_power_rpt power_$
{
stage
}
.rpt
]
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment