Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
A
abc
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
abc
Commits
d1b6413d
Commit
d1b6413d
authored
Apr 16, 2019
by
Alan Mishchenko
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Fix index of delay tables created by %blast.
parent
f5320744
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
3 additions
and
3 deletions
+3
-3
src/base/wlc/wlcBlast.c
+2
-2
src/misc/tim/tim.h
+1
-1
No files found.
src/base/wlc/wlcBlast.c
View file @
d1b6413d
...
...
@@ -1301,7 +1301,7 @@ Gia_Man_t * Wlc_NtkBitBlast( Wlc_Ntk_t * p, Wlc_BstPar_t * pParIn )
// create new box
if
(
vTables
==
NULL
)
Tim_ManSetDelayTables
(
pManTime
,
(
vTables
=
Vec_PtrAlloc
(
100
))
);
Tim_ManCreateBox
(
pManTime
,
curPo
,
nRange0
+
nRange1
+
nRange2
,
curPi
,
nRange
,
1
+
Vec_PtrSize
(
vTables
),
0
);
Tim_ManCreateBox
(
pManTime
,
curPo
,
nRange0
+
nRange1
+
nRange2
,
curPi
,
nRange
,
Vec_PtrSize
(
vTables
),
0
);
curPi
+=
nRange
;
curPo
+=
nRange0
+
nRange1
+
nRange2
;
...
...
@@ -1858,7 +1858,7 @@ Gia_Man_t * Wlc_NtkBitBlast( Wlc_Ntk_t * p, Wlc_BstPar_t * pParIn )
// create new box
if
(
vTables
==
NULL
)
Tim_ManSetDelayTables
(
pManTime
,
(
vTables
=
Vec_PtrAlloc
(
100
))
);
Tim_ManCreateBox
(
pManTime
,
curPo
,
nRangeIn
,
curPi
,
nRange
,
1
+
Vec_PtrSize
(
vTables
),
0
);
Tim_ManCreateBox
(
pManTime
,
curPo
,
nRangeIn
,
curPi
,
nRange
,
Vec_PtrSize
(
vTables
),
0
);
curPi
+=
nRange
;
curPo
+=
nRangeIn
;
...
...
src/misc/tim/tim.h
View file @
d1b6413d
...
...
@@ -55,7 +55,7 @@
Finally, the TFO cone of the POs is traversed and all new logic nodes
encountered added to the AIG.
In the end, the POs of the AIG is constructed in 1-to-1 correspondence with
the P
I
s of the original combinational logic network.
the P
O
s of the original combinational logic network.
Delay tables representing input-to-output delays of each type of white
box should be computed in advance and given to the timing manager in one array
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment