Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
A
abc
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
abc
Commits
95684b04
Commit
95684b04
authored
Aug 09, 2013
by
Alan Mishchenko
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Improvements to buffering and sizing.
parent
4be8eba9
Expand all
Hide whitespace changes
Inline
Side-by-side
Showing
7 changed files
with
80 additions
and
68 deletions
+80
-68
src/map/scl/sclBufSize.c
+19
-14
src/map/scl/sclDnsize.c
+6
-0
src/map/scl/sclLib.c
+10
-19
src/map/scl/sclLib.h
+16
-17
src/map/scl/sclSize.c
+22
-15
src/map/scl/sclSize.h
+0
-0
src/map/scl/sclUpsize.c
+7
-3
No files found.
src/map/scl/sclBufSize.c
View file @
95684b04
...
...
@@ -34,6 +34,7 @@ struct Bus_Man_t_
// parameters
float
Gain
;
// target gain
int
nDegree
;
// max branching factor
int
fAddBufs
;
// add buffers
int
fBufPis
;
// use CI buffering
int
fVerbose
;
// verbose
// user data
...
...
@@ -50,11 +51,11 @@ struct Bus_Man_t_
static
inline
Bus_Man_t
*
Bus_SclObjMan
(
Abc_Obj_t
*
p
)
{
return
(
Bus_Man_t
*
)
p
->
pNtk
->
pBSMan
;
}
static
inline
float
Bus_SclObjCin
(
Abc_Obj_t
*
p
)
{
return
Vec_FltEntry
(
Bus_SclObjMan
(
p
)
->
vCins
,
Abc_ObjId
(
p
)
);
}
static
inline
void
Bus_SclObjSetCin
(
Abc_Obj_t
*
p
,
float
load
)
{
Vec_FltWriteEntry
(
Bus_SclObjMan
(
p
)
->
vCins
,
Abc_ObjId
(
p
),
load
);
}
static
inline
void
Bus_SclObjSetCin
(
Abc_Obj_t
*
p
,
float
cap
)
{
Vec_FltWriteEntry
(
Bus_SclObjMan
(
p
)
->
vCins
,
Abc_ObjId
(
p
),
cap
);
}
static
inline
float
Bus_SclObjLoad
(
Abc_Obj_t
*
p
)
{
return
Vec_FltEntry
(
Bus_SclObjMan
(
p
)
->
vLoads
,
Abc_ObjId
(
p
)
);
}
static
inline
void
Bus_SclObjSetLoad
(
Abc_Obj_t
*
p
,
float
load
)
{
Vec_FltWriteEntry
(
Bus_SclObjMan
(
p
)
->
vLoads
,
Abc_ObjId
(
p
),
load
);
}
static
inline
void
Bus_SclObjSetLoad
(
Abc_Obj_t
*
p
,
float
cap
)
{
Vec_FltWriteEntry
(
Bus_SclObjMan
(
p
)
->
vLoads
,
Abc_ObjId
(
p
),
cap
);
}
static
inline
float
Bus_SclObjDept
(
Abc_Obj_t
*
p
)
{
return
Vec_FltEntry
(
Bus_SclObjMan
(
p
)
->
vDepts
,
Abc_ObjId
(
p
)
);
}
static
inline
void
Bus_SclObjUpdateDept
(
Abc_Obj_t
*
p
,
float
dept
)
{
float
*
q
=
Vec_FltEntryP
(
Bus_SclObjMan
(
p
)
->
vDepts
,
Abc_ObjId
(
p
)
);
if
(
*
q
<
dept
)
*
q
=
dept
;
}
static
inline
void
Bus_SclObjUpdateDept
(
Abc_Obj_t
*
p
,
float
time
)
{
float
*
q
=
Vec_FltEntryP
(
Bus_SclObjMan
(
p
)
->
vDepts
,
Abc_ObjId
(
p
)
);
if
(
*
q
<
time
)
*
q
=
time
;
}
////////////////////////////////////////////////////////////////////////
/// FUNCTION DEFINITIONS ///
...
...
@@ -71,17 +72,18 @@ static inline void Bus_SclObjUpdateDept( Abc_Obj_t * p, float dept ) { f
SeeAlso []
***********************************************************************/
Bus_Man_t
*
Bus_ManStart
(
Abc_Ntk_t
*
pNtk
,
SC_Lib
*
pLib
,
int
GainRatio
,
int
nDegree
,
int
fBufPis
,
int
fVerbose
)
Bus_Man_t
*
Bus_ManStart
(
Abc_Ntk_t
*
pNtk
,
SC_Lib
*
pLib
,
int
GainRatio
,
int
nDegree
,
int
f
AddBufs
,
int
f
BufPis
,
int
fVerbose
)
{
Bus_Man_t
*
p
;
p
=
ABC_CALLOC
(
Bus_Man_t
,
1
);
p
->
Gain
=
0
.
01
*
GainRatio
;
p
->
nDegree
=
nDegree
;
p
->
fAddBufs
=
fAddBufs
;
p
->
fBufPis
=
fBufPis
;
p
->
fVerbose
=
fVerbose
;
p
->
pNtk
=
pNtk
;
p
->
pLib
=
pLib
;
p
->
pInv
=
Abc_SclFindInvertor
(
pLib
)
->
pAve
;
p
->
pInv
=
Abc_SclFindInvertor
(
pLib
,
fAddBufs
)
->
pAve
;
p
->
vCins
=
Vec_FltStart
(
2
*
Abc_NtkObjNumMax
(
pNtk
)
);
p
->
vLoads
=
Vec_FltStart
(
2
*
Abc_NtkObjNumMax
(
pNtk
)
);
p
->
vDepts
=
Vec_FltStart
(
2
*
Abc_NtkObjNumMax
(
pNtk
)
);
...
...
@@ -118,7 +120,7 @@ void Bus_ManReadInOutLoads( Bus_Man_t * p )
{
printf
(
"Default input drive strength is specified (%.2f ff; %.2f ff).
\n
"
,
pTime
->
Rise
,
pTime
->
Fall
);
Abc_NtkForEachPi
(
p
->
pNtk
,
pObj
,
i
)
Vec_FltWriteEntry
(
p
->
vLoads
,
Abc_ObjId
(
pObj
),
0
.
5
*
SC_LibCapFromFf
(
p
->
pLib
,
pTime
->
Rise
)
+
0
.
5
*
SC_LibCapFromFf
(
p
->
pLib
,
pTime
->
Fall
)
);
Bus_SclObjSetCin
(
pObj
,
SC_LibCapFromFf
(
p
->
pLib
,
0
.
5
*
pTime
->
Rise
+
0
.
5
*
pTime
->
Fall
)
);
}
if
(
Abc_NodeReadInputDrive
(
p
->
pNtk
,
0
)
!=
NULL
)
{
...
...
@@ -126,7 +128,7 @@ void Bus_ManReadInOutLoads( Bus_Man_t * p )
Abc_NtkForEachPi
(
p
->
pNtk
,
pObj
,
i
)
{
pTime
=
Abc_NodeReadInputDrive
(
p
->
pNtk
,
i
);
Vec_FltWriteEntry
(
p
->
vLoads
,
Abc_ObjId
(
pObj
),
0
.
5
*
SC_LibCapFromFf
(
p
->
pLib
,
pTime
->
Rise
)
+
0
.
5
*
SC_LibCapFromFf
(
p
->
pLib
,
pTime
->
Fall
)
);
Bus_SclObjSetCin
(
pObj
,
SC_LibCapFromFf
(
p
->
pLib
,
0
.
5
*
pTime
->
Rise
+
0
.
5
*
pTime
->
Fall
)
);
}
}
// read output load
...
...
@@ -135,7 +137,7 @@ void Bus_ManReadInOutLoads( Bus_Man_t * p )
{
printf
(
"Default output load is specified (%.2f ff; %.2f ff).
\n
"
,
pTime
->
Rise
,
pTime
->
Fall
);
Abc_NtkForEachPo
(
p
->
pNtk
,
pObj
,
i
)
Vec_FltWriteEntry
(
p
->
vLoads
,
Abc_ObjId
(
pObj
),
0
.
5
*
SC_LibCapFromFf
(
p
->
pLib
,
pTime
->
Rise
)
+
0
.
5
*
SC_LibCapFromFf
(
p
->
pLib
,
pTime
->
Fall
)
);
Bus_SclObjSetCin
(
pObj
,
SC_LibCapFromFf
(
p
->
pLib
,
0
.
5
*
pTime
->
Rise
+
0
.
5
*
pTime
->
Fall
)
);
}
if
(
Abc_NodeReadOutputLoad
(
p
->
pNtk
,
0
)
!=
NULL
)
{
...
...
@@ -143,7 +145,7 @@ void Bus_ManReadInOutLoads( Bus_Man_t * p )
Abc_NtkForEachPo
(
p
->
pNtk
,
pObj
,
i
)
{
pTime
=
Abc_NodeReadOutputLoad
(
p
->
pNtk
,
i
);
Vec_FltWriteEntry
(
p
->
vLoads
,
Abc_ObjId
(
pObj
),
0
.
5
*
SC_LibCapFromFf
(
p
->
pLib
,
pTime
->
Rise
)
+
0
.
5
*
SC_LibCapFromFf
(
p
->
pLib
,
pTime
->
Fall
)
);
Bus_SclObjSetCin
(
pObj
,
SC_LibCapFromFf
(
p
->
pLib
,
0
.
5
*
pTime
->
Rise
+
0
.
5
*
pTime
->
Fall
)
);
}
}
// read arrival/required times
...
...
@@ -191,7 +193,7 @@ float Abc_NtkComputeNodeDept( Abc_Obj_t * pObj )
continue
;
Load
=
Bus_SclObjLoad
(
pFanout
);
Dept
=
Bus_SclObjDept
(
pFanout
);
Edge
=
Scl_LibPin
Tim
e
(
Abc_SclObjCell
(
pFanout
),
Abc_NodeFindFanin
(
pFanout
,
pObj
),
Load
);
Edge
=
Scl_LibPin
ArrivalEstimat
e
(
Abc_SclObjCell
(
pFanout
),
Abc_NodeFindFanin
(
pFanout
,
pObj
),
Load
);
Bus_SclObjUpdateDept
(
pObj
,
Dept
+
Edge
);
assert
(
Edge
>
0
);
assert
(
Load
>
0
);
...
...
@@ -208,7 +210,7 @@ void Abc_NtkUpdateFaninDeparture( Bus_Man_t * p, Abc_Obj_t * pObj, float Load )
Dept = Bus_SclObjDept( pObj );
Abc_ObjForEachFanin( pObj, pFanin, i )
{
Edge = Scl_LibPin
Tim
e( pCell, i, Load );
Edge = Scl_LibPin
ArrivalEstimat
e( pCell, i, Load );
Bus_SclObjUpdateDept( pFanin, Dept + Edge );
}
}
...
...
@@ -276,7 +278,7 @@ Abc_Obj_t * Abc_SclAddOneInv( Bus_Man_t * p, Abc_Obj_t * pObj, Vec_Ptr_t * vFano
{
SC_Cell
*
pCellNew
;
Abc_Obj_t
*
pFanout
,
*
pInv
;
float
Target
=
SC_CellPinCap
(
p
->
pInv
,
0
)
*
Gain
;
float
Target
=
SC_CellPinCap
(
p
->
pInv
,
0
)
*
Gain
;
float
Load
=
0
;
int
i
,
iStop
;
Vec_PtrForEachEntryStop
(
Abc_Obj_t
*
,
vFanouts
,
pFanout
,
iStop
,
Degree
)
...
...
@@ -286,7 +288,10 @@ Abc_Obj_t * Abc_SclAddOneInv( Bus_Man_t * p, Abc_Obj_t * pObj, Vec_Ptr_t * vFano
break
;
}
// create inverter
pInv
=
Abc_NtkCreateNodeInv
(
p
->
pNtk
,
NULL
);
if
(
p
->
fAddBufs
)
pInv
=
Abc_NtkCreateNodeBuf
(
p
->
pNtk
,
NULL
);
else
pInv
=
Abc_NtkCreateNodeInv
(
p
->
pNtk
,
NULL
);
assert
(
(
int
)
Abc_ObjId
(
pInv
)
<
Vec_FltSize
(
p
->
vDepts
)
);
Vec_PtrForEachEntryStop
(
Abc_Obj_t
*
,
vFanouts
,
pFanout
,
i
,
iStop
)
{
...
...
@@ -358,7 +363,7 @@ Abc_Ntk_t * Abc_SclBufSizePerform( Abc_Ntk_t * pNtk, SC_Lib * pLib, int GainRati
if
(
!
Abc_SclCheckNtk
(
pNtk
,
0
)
)
return
NULL
;
Abc_SclReportDupFanins
(
pNtk
);
p
=
Bus_ManStart
(
pNtk
,
pLib
,
GainRatio
,
nDegree
,
fBufPis
,
fVerbose
);
p
=
Bus_ManStart
(
pNtk
,
pLib
,
GainRatio
,
nDegree
,
f
AddBufs
,
f
BufPis
,
fVerbose
);
Bus_ManReadInOutLoads
(
p
);
Abc_SclBufSize
(
p
);
Bus_ManStop
(
p
);
...
...
src/map/scl/sclDnsize.c
View file @
95684b04
...
...
@@ -110,6 +110,7 @@ clk = Abc_Clock();
// save old gate, timing, fanin load
pCellOld
=
Abc_SclObjCell
(
pObj
);
Abc_SclConeStore
(
p
,
vNodes
);
Abc_SclEvalStore
(
p
,
vEvals
);
Abc_SclLoadStore
(
p
,
pObj
);
// try different gate sizes for this node
gateBest
=
-
1
;
...
...
@@ -131,6 +132,7 @@ clk = Abc_Clock();
Abc_SclObjSetCell
(
pObj
,
pCellOld
);
Abc_SclLoadRestore
(
p
,
pObj
);
// evaluate gain
/*
dGain = 0.0;
Abc_NtkForEachObjVec( vEvals, p->pNtk, pTemp, k )
if ( Abc_SclObjLegal(p, pTemp, p->MaxDelay0) )
...
...
@@ -143,6 +145,10 @@ clk = Abc_Clock();
if ( k < Vec_IntSize(vEvals) )
continue;
dGain /= Vec_IntSize(vEvals);
*/
dGain
=
Abc_SclEvalPerformLegal
(
p
,
vEvals
,
p
->
MaxDelay0
);
if
(
dGain
==
-
1
)
continue
;
// save best gain
if
(
dGainBest
<
dGain
)
{
...
...
src/map/scl/sclLib.c
View file @
95684b04
...
...
@@ -815,12 +815,13 @@ void Abc_SclLinkCells( SC_Lib * p )
SeeAlso []
***********************************************************************/
SC_Cell
*
Abc_SclFindInvertor
(
SC_Lib
*
p
)
SC_Cell
*
Abc_SclFindInvertor
(
SC_Lib
*
p
,
int
fFindBuff
)
{
SC_Cell
*
pCell
=
NULL
;
word
Truth
=
fFindBuff
?
ABC_CONST
(
0x5555555555555555
)
:
ABC_CONST
(
0xAAAAAAAAAAAAAAAA
);
int
k
;
SC_LibForEachCellClass
(
p
,
pCell
,
k
)
if
(
pCell
->
n_inputs
==
1
&&
Vec_WrdEntry
(
SC_CellPin
(
pCell
,
1
)
->
vFunc
,
0
)
==
ABC_CONST
(
0x5555555555555555
)
)
if
(
pCell
->
n_inputs
==
1
&&
Vec_WrdEntry
(
SC_CellPin
(
pCell
,
1
)
->
vFunc
,
0
)
==
Truth
)
break
;
// take representative
return
pCell
?
pCell
->
pRepr
:
NULL
;
...
...
@@ -911,26 +912,16 @@ SC_WireLoad * Abc_SclFindWireLoadModel( SC_Lib * p, float Area )
***********************************************************************/
void
Abc_SclComputeParametersPin
(
SC_Lib
*
p
,
SC_Cell
*
pCell
,
int
iPin
,
float
Slew
,
float
*
pED
,
float
*
pPD
)
{
SC_Timings
*
pRTime
;
SC_Timing
*
pTime
=
NULL
;
SC_Pin
*
pPin
;
SC_Pair
Load0
,
Load1
,
Load2
;
SC_Pair
ArrIn
=
{
0
.
0
,
0
.
0
};
SC_Pair
SlewIn
=
{
Slew
,
Slew
};
SC_Pair
Load0
,
Load1
,
Load2
;
SC_Pair
ArrOut0
=
{
0
.
0
,
0
.
0
};
SC_Pair
ArrOut1
=
{
0
.
0
,
0
.
0
};
SC_Pair
ArrOut2
=
{
0
.
0
,
0
.
0
};
SC_Pair
SlewOut
=
{
0
.
0
,
0
.
0
};
Vec_Flt_t
*
vIndex
;
assert
(
iPin
>=
0
&&
iPin
<
pCell
->
n_inputs
);
pPin
=
SC_CellPin
(
pCell
,
pCell
->
n_inputs
);
// find timing info for this pin
assert
(
Vec_PtrSize
(
pPin
->
vRTimings
)
==
pCell
->
n_inputs
);
pRTime
=
(
SC_Timings
*
)
Vec_PtrEntry
(
pPin
->
vRTimings
,
iPin
);
assert
(
Vec_PtrSize
(
pRTime
->
vTimings
)
==
1
);
pTime
=
(
SC_Timing
*
)
Vec_PtrEntry
(
pRTime
->
vTimings
,
0
);
SC_Timing
*
pTime
=
Scl_CellPinTime
(
pCell
,
iPin
);
Vec_Flt_t
*
vIndex
=
pTime
->
pCellRise
->
vIndex1
;
// capacitance
// get load points
vIndex
=
pTime
->
pCellRise
->
vIndex1
;
// capacitance
Load0
.
rise
=
Load0
.
fall
=
0
.
0
;
Load1
.
rise
=
Load1
.
fall
=
Vec_FltEntry
(
vIndex
,
0
);
Load2
.
rise
=
Load2
.
fall
=
Vec_FltEntry
(
vIndex
,
Vec_FltSize
(
vIndex
)
-
2
);
...
...
@@ -938,9 +929,9 @@ void Abc_SclComputeParametersPin( SC_Lib * p, SC_Cell * pCell, int iPin, float S
Scl_LibPinArrival
(
pTime
,
&
ArrIn
,
&
SlewIn
,
&
Load0
,
&
ArrOut0
,
&
SlewOut
);
Scl_LibPinArrival
(
pTime
,
&
ArrIn
,
&
SlewIn
,
&
Load1
,
&
ArrOut1
,
&
SlewOut
);
Scl_LibPinArrival
(
pTime
,
&
ArrIn
,
&
SlewIn
,
&
Load2
,
&
ArrOut2
,
&
SlewOut
);
ArrOut0
.
rise
=
0
.
5
*
(
ArrOut0
.
rise
+
ArrOut0
.
fall
)
;
ArrOut1
.
rise
=
0
.
5
*
(
ArrOut1
.
rise
+
ArrOut1
.
fall
)
;
ArrOut2
.
rise
=
0
.
5
*
(
ArrOut2
.
rise
+
ArrOut2
.
fall
)
;
ArrOut0
.
rise
=
0
.
5
*
ArrOut0
.
rise
+
0
.
5
*
ArrOut0
.
fall
;
ArrOut1
.
rise
=
0
.
5
*
ArrOut1
.
rise
+
0
.
5
*
ArrOut1
.
fall
;
ArrOut2
.
rise
=
0
.
5
*
ArrOut2
.
rise
+
0
.
5
*
ArrOut2
.
fall
;
// get tangent
*
pED
=
(
ArrOut2
.
rise
-
ArrOut1
.
rise
)
/
((
Load2
.
rise
-
Load1
.
rise
)
/
SC_CellPinCap
(
pCell
,
iPin
));
// get constant
...
...
@@ -983,7 +974,7 @@ void Abc_SclComputeParametersClassPin( SC_Lib * p, SC_Cell * pRepr, int iPin, fl
ED
=
PD
=
ed
=
pd
=
0
;
SC_RingForEachCell
(
pRepr
,
pCell
,
i
)
{
Abc_SclComputeParametersPin
(
p
,
pCell
,
Slew
,
iPin
,
&
ed
,
&
pd
);
Abc_SclComputeParametersPin
(
p
,
pCell
,
iPin
,
Slew
,
&
ed
,
&
pd
);
ED
+=
ed
;
PD
+=
pd
;
Count
++
;
}
...
...
src/map/scl/sclLib.h
View file @
95684b04
...
...
@@ -213,7 +213,7 @@ struct SC_Lib_
static
inline
SC_Cell
*
SC_LibCell
(
SC_Lib
*
p
,
int
i
)
{
return
(
SC_Cell
*
)
Vec_PtrEntry
(
p
->
vCells
,
i
);
}
static
inline
SC_Pin
*
SC_CellPin
(
SC_Cell
*
p
,
int
i
)
{
return
(
SC_Pin
*
)
Vec_PtrEntry
(
p
->
vPins
,
i
);
}
static
inline
Vec_Wrd_t
*
SC_CellFunc
(
SC_Cell
*
p
)
{
return
SC_CellPin
(
p
,
p
->
n_inputs
)
->
vFunc
;
}
static
inline
float
SC_CellPinCap
(
SC_Cell
*
p
,
int
i
)
{
return
0
.
5
*
(
SC_CellPin
(
p
,
i
)
->
rise_cap
+
SC_CellPin
(
p
,
i
)
->
fall_cap
)
;
}
static
inline
float
SC_CellPinCap
(
SC_Cell
*
p
,
int
i
)
{
return
0
.
5
*
SC_CellPin
(
p
,
i
)
->
rise_cap
+
0
.
5
*
SC_CellPin
(
p
,
i
)
->
fall_cap
;
}
static
inline
float
SC_CellPinCapAve
(
SC_Cell
*
p
)
{
int
i
;
float
c
=
0
;
for
(
i
=
0
;
i
<
p
->
n_inputs
;
i
++
)
c
+=
SC_CellPinCap
(
p
,
i
);
return
c
/
p
->
n_inputs
;
}
static
inline
char
*
SC_CellPinOutFunc
(
SC_Cell
*
p
,
int
i
)
{
return
SC_CellPin
(
p
,
p
->
n_inputs
+
i
)
->
func_text
;
}
static
inline
char
*
SC_CellPinName
(
SC_Cell
*
p
,
int
i
)
{
return
SC_CellPin
(
p
,
i
)
->
pName
;
}
...
...
@@ -532,30 +532,29 @@ static inline void Scl_LibPinDeparture( SC_Timing * pTime, SC_Pair * pDepIn, SC_
SeeAlso []
***********************************************************************/
static
inline
float
Scl_LibPinTime
(
SC_Cell
*
pCell
,
int
iPin
,
float
load
)
static
inline
SC_Timing
*
Scl_CellPinTime
(
SC_Cell
*
pCell
,
int
iPin
)
{
SC_Pin
*
pPin
;
SC_Timings
*
pRTime
;
SC_Timing
*
pTime
;
SC_Pair
Load
=
{
load
,
load
};
SC_Pair
ArrIn
=
{
0
.
0
,
0
.
0
};
SC_Pair
ArrOut
=
{
0
.
0
,
0
.
0
};
SC_Pair
SlewIn
=
{
0
.
0
,
0
.
0
};
SC_Pair
SlewOut
=
{
0
.
0
,
0
.
0
};
Vec_Flt_t
*
vIndex0
;
assert
(
iPin
>=
0
&&
iPin
<
pCell
->
n_inputs
);
pPin
=
SC_CellPin
(
pCell
,
pCell
->
n_inputs
);
// find timing info for this pin
assert
(
Vec_PtrSize
(
pPin
->
vRTimings
)
==
pCell
->
n_inputs
);
pRTime
=
(
SC_Timings
*
)
Vec_PtrEntry
(
pPin
->
vRTimings
,
iPin
);
assert
(
Vec_PtrSize
(
pRTime
->
vTimings
)
==
1
);
pTime
=
(
SC_Timing
*
)
Vec_PtrEntry
(
pRTime
->
vTimings
,
0
);
// get delay points
vIndex0
=
pTime
->
pCellRise
->
vIndex0
;
// slew
SlewIn
.
fall
=
Vec_FltEntry
(
vIndex0
,
Vec_FltSize
(
vIndex0
)
/
2
);
SlewIn
.
rise
=
Vec_FltEntry
(
vIndex0
,
Vec_FltSize
(
vIndex0
)
/
2
);
return
(
SC_Timing
*
)
Vec_PtrEntry
(
pRTime
->
vTimings
,
0
);
}
static
inline
float
Scl_LibPinArrivalEstimate
(
SC_Cell
*
pCell
,
int
iPin
,
float
load
)
{
SC_Pair
Load
=
{
load
,
load
};
SC_Pair
ArrIn
=
{
0
.
0
,
0
.
0
};
SC_Pair
ArrOut
=
{
0
.
0
,
0
.
0
};
SC_Pair
SlewIn
=
{
0
.
0
,
0
.
0
};
SC_Pair
SlewOut
=
{
0
.
0
,
0
.
0
};
SC_Timing
*
pTime
=
Scl_CellPinTime
(
pCell
,
iPin
);
Vec_Flt_t
*
vIndex0
=
pTime
->
pCellRise
->
vIndex0
;
// slew
SlewIn
.
fall
=
SlewIn
.
rise
=
Vec_FltEntry
(
vIndex0
,
Vec_FltSize
(
vIndex0
)
/
2
);
Scl_LibPinArrival
(
pTime
,
&
ArrIn
,
&
SlewIn
,
&
Load
,
&
ArrOut
,
&
SlewOut
);
return
0
.
5
*
(
ArrOut
.
fall
+
ArrOut
.
rise
)
;
return
0
.
5
*
ArrOut
.
fall
+
0
.
5
*
ArrOut
.
rise
;
}
/*=== sclLib.c ===============================================================*/
...
...
@@ -569,7 +568,7 @@ extern int Abc_SclCellFind( SC_Lib * p, char * pName );
extern
int
Abc_SclClassCellNum
(
SC_Cell
*
pClass
);
extern
void
Abc_SclLinkCells
(
SC_Lib
*
p
);
extern
void
Abc_SclPrintCells
(
SC_Lib
*
p
,
float
Slew
,
float
Gain
);
extern
SC_Cell
*
Abc_SclFindInvertor
(
SC_Lib
*
p
);
extern
SC_Cell
*
Abc_SclFindInvertor
(
SC_Lib
*
p
,
int
fFindBuff
);
extern
SC_Cell
*
Abc_SclFindSmallestGate
(
SC_Cell
*
p
,
float
CinMin
);
extern
SC_WireLoad
*
Abc_SclFindWireLoadModel
(
SC_Lib
*
p
,
float
Area
);
extern
SC_WireLoad
*
Abc_SclFetchWireLoadModel
(
SC_Lib
*
p
,
char
*
pName
);
...
...
src/map/scl/sclSize.c
View file @
95684b04
...
...
@@ -205,16 +205,27 @@ static inline void Abc_SclDeptFanin( SC_Man * p, SC_Timing * pTime, Abc_Obj_t *
SC_Pair
*
pDepOut
=
Abc_SclObjDept
(
p
,
pObj
);
Scl_LibPinDeparture
(
pTime
,
pDepIn
,
pSlewIn
,
pLoad
,
pDepOut
);
}
static
inline
void
Abc_SclDeptObj
(
SC_Man
*
p
,
Abc_Obj_t
*
pObj
)
{
SC_Cell
*
pCell
;
SC_Timing
*
pTime
;
Abc_Obj_t
*
pFanout
;
int
i
;
pCell
=
Abc_SclObjCell
(
pObj
);
Abc_ObjForEachFanout
(
pObj
,
pFanout
,
i
)
{
pTime
=
Scl_CellPinTime
(
pCell
,
Abc_NodeFindFanin
(
pFanout
,
pObj
)
);
Abc_SclDeptFanin
(
p
,
pTime
,
pFanout
,
pObj
);
}
}
static
inline
float
Abc_SclObjLoadValue
(
SC_Man
*
p
,
Abc_Obj_t
*
pObj
)
{
// float Value = Abc_MaxFloat(pLoad->fall, pLoad->rise) / (p->EstLoadAve * p->EstLoadMax);
return
0
.
5
*
(
Abc_SclObjLoad
(
p
,
pObj
)
->
fall
+
Abc_SclObjLoad
(
p
,
pObj
)
->
rise
)
/
(
p
->
EstLoadAve
*
p
->
EstLoadMax
);
return
(
0
.
5
*
Abc_SclObjLoad
(
p
,
pObj
)
->
fall
+
0
.
5
*
Abc_SclObjLoad
(
p
,
pObj
)
->
rise
)
/
(
p
->
EstLoadAve
*
p
->
EstLoadMax
);
}
void
Abc_SclTimeNode
(
SC_Man
*
p
,
Abc_Obj_t
*
pObj
,
int
fDept
)
{
SC_Timings
*
pRTime
;
SC_Timing
*
pTime
;
SC_Pin
*
pPin
;
SC_Cell
*
pCell
;
int
k
;
SC_Pair
*
pLoad
=
Abc_SclObjLoad
(
p
,
pObj
);
...
...
@@ -223,6 +234,7 @@ void Abc_SclTimeNode( SC_Man * p, Abc_Obj_t * pObj, int fDept )
float
DeptRise
=
0
;
float
DeptFall
=
0
;
float
Value
=
p
->
EstLoadMax
?
Abc_SclObjLoadValue
(
p
,
pObj
)
:
0
;
Abc_Obj_t
*
pFanin
;
if
(
Abc_ObjIsCo
(
pObj
)
)
{
if
(
!
fDept
)
...
...
@@ -248,19 +260,14 @@ void Abc_SclTimeNode( SC_Man * p, Abc_Obj_t * pObj, int fDept )
}
// get the library cell
pCell
=
Abc_SclObjCell
(
pObj
);
// get the output pin
// assert( pCell->n_outputs == 1 );
pPin
=
SC_CellPin
(
pCell
,
pCell
->
n_inputs
);
// compute timing using each fanin
assert
(
Vec_PtrSize
(
pPin
->
vRTimings
)
==
pCell
->
n_inputs
);
SC_PinForEachRTiming
(
pPin
,
pRTime
,
k
)
// compute for each fanin
Abc_ObjForEachFanin
(
pObj
,
pFanin
,
k
)
{
assert
(
Vec_PtrSize
(
pRTime
->
vTimings
)
==
1
);
pTime
=
(
SC_Timing
*
)
Vec_PtrEntry
(
pRTime
->
vTimings
,
0
);
pTime
=
Scl_CellPinTime
(
pCell
,
k
);
if
(
fDept
)
Abc_SclDeptFanin
(
p
,
pTime
,
pObj
,
Abc_ObjFanin
(
pObj
,
k
)
);
Abc_SclDeptFanin
(
p
,
pTime
,
pObj
,
pFanin
);
else
Abc_SclTimeFanin
(
p
,
pTime
,
pObj
,
Abc_ObjFanin
(
pObj
,
k
)
);
Abc_SclTimeFanin
(
p
,
pTime
,
pObj
,
pFanin
);
}
if
(
p
->
EstLoadMax
&&
Value
>
1
)
{
...
...
@@ -385,7 +392,7 @@ void Abc_SclManReadSlewAndLoad( SC_Man * p, Abc_Ntk_t * pNtk )
if
(
p
->
pInDrive
==
NULL
)
p
->
pInDrive
=
ABC_CALLOC
(
float
,
Abc_NtkObjNumMax
(
pNtk
)
);
Abc_NtkForEachPi
(
pNtk
,
pObj
,
i
)
p
->
pInDrive
[
Abc_ObjId
(
pObj
)]
=
0
.
5
*
SC_LibCapFromFf
(
p
->
pLib
,
pTime
->
Rise
)
+
0
.
5
*
SC_LibCapFromFf
(
p
->
pLib
,
pTime
->
Fall
);
p
->
pInDrive
[
Abc_ObjId
(
pObj
)]
=
SC_LibCapFromFf
(
p
->
pLib
,
0
.
5
*
pTime
->
Rise
+
0
.
5
*
pTime
->
Fall
);
}
if
(
Abc_NodeReadInputDrive
(
pNtk
,
0
)
!=
NULL
)
{
...
...
@@ -395,7 +402,7 @@ void Abc_SclManReadSlewAndLoad( SC_Man * p, Abc_Ntk_t * pNtk )
Abc_NtkForEachPi
(
pNtk
,
pObj
,
i
)
{
pTime
=
Abc_NodeReadInputDrive
(
pNtk
,
i
);
p
->
pInDrive
[
Abc_ObjId
(
pObj
)]
=
0
.
5
*
SC_LibCapFromFf
(
p
->
pLib
,
pTime
->
Rise
)
+
0
.
5
*
SC_LibCapFromFf
(
p
->
pLib
,
pTime
->
Fall
);
p
->
pInDrive
[
Abc_ObjId
(
pObj
)]
=
SC_LibCapFromFf
(
p
->
pLib
,
0
.
5
*
pTime
->
Rise
+
0
.
5
*
pTime
->
Fall
);
}
}
// read output load
...
...
src/map/scl/sclSize.h
View file @
95684b04
This diff is collapsed.
Click to expand it.
src/map/scl/sclUpsize.c
View file @
95684b04
...
...
@@ -277,6 +277,7 @@ int Abc_SclFindBestCell( SC_Man * p, Abc_Obj_t * pObj, Vec_Int_t * vRecalcs, Vec
// save old gate, timing, fanin load
pCellOld
=
Abc_SclObjCell
(
pObj
);
Abc_SclConeStore
(
p
,
vRecalcs
);
Abc_SclEvalStore
(
p
,
vEvals
);
Abc_SclLoadStore
(
p
,
pObj
);
// try different gate sizes for this node
gateBest
=
-
1
;
...
...
@@ -298,6 +299,7 @@ int Abc_SclFindBestCell( SC_Man * p, Abc_Obj_t * pObj, Vec_Int_t * vRecalcs, Vec
Abc_SclObjSetCell
(
pObj
,
pCellOld
);
Abc_SclLoadRestore
(
p
,
pObj
);
// evaluate gain
dGain
=
0
.
0
;
Abc_NtkForEachObjVec
(
vEvals
,
p
->
pNtk
,
pTemp
,
n
)
{
...
...
@@ -305,6 +307,8 @@ int Abc_SclFindBestCell( SC_Man * p, Abc_Obj_t * pObj, Vec_Int_t * vRecalcs, Vec
dGain
+=
(
gGainCur
>
0
)
?
gGainCur
:
2
.
0
*
gGainCur
;
}
dGain
/=
Vec_IntSize
(
vEvals
);
// dGain = Abc_SclEvalPerform( p, vEvals );
// save best gain
if
(
dGainBest
<
dGain
)
{
...
...
@@ -461,9 +465,9 @@ int Abc_SclFindBypasses( SC_Man * p, Vec_Int_t * vPathNodes, int Ratio, int Notc
Vec_IntPush
(
p
->
vUpdates
,
Abc_ObjId
(
pFanin
)
);
Vec_IntPush
(
p
->
vUpdates
,
pCellNew
->
Id
);
// remember when this node was upsized
Vec_IntWriteEntry
(
p
->
vNodeIter
,
Abc_ObjId
(
pFanout
),
0
);
Vec_IntWriteEntry
(
p
->
vNodeIter
,
Abc_ObjId
(
pBuf
),
0
);
Vec_IntWriteEntry
(
p
->
vNodeIter
,
Abc_ObjId
(
pFanin
),
0
);
Vec_IntWriteEntry
(
p
->
vNodeIter
,
Abc_ObjId
(
pFanout
),
-
1
);
Vec_IntWriteEntry
(
p
->
vNodeIter
,
Abc_ObjId
(
pBuf
),
-
1
);
Vec_IntWriteEntry
(
p
->
vNodeIter
,
Abc_ObjId
(
pFanin
),
-
1
);
// update polarity
if
(
p
->
pNtk
->
vPhases
&&
Abc_SclIsInv
(
pBuf
)
)
Abc_NodeInvUpdateObjFanoutPolarity
(
pFanin
,
pFanout
);
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment