Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
A
abc
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
abc
Commits
71891354
Commit
71891354
authored
Feb 10, 2012
by
Alan Mishchenko
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Bug fixes in &cec command.
parent
b186f362
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
87 additions
and
31 deletions
+87
-31
src/base/abci/abc.c
+4
-2
src/proof/cec/cecCec.c
+83
-29
No files found.
src/base/abci/abc.c
View file @
71891354
...
...
@@ -24980,7 +24980,8 @@ int Abc_CommandAbc9Cec( Abc_Frame_t * pAbc, int argc, char ** argv )
return
1
;
}
Abc_Print
(
1
,
"Assuming the current network is a double-output miter. (Conflict limit = %d.)
\n
"
,
pPars
->
nBTLimit
);
Cec_ManVerify
(
pAbc
->
pGia
,
pPars
);
pAbc
->
Status
=
Cec_ManVerify
(
pAbc
->
pGia
,
pPars
);
Abc_FrameReplaceCex
(
pAbc
,
&
pAbc
->
pGia
->
pCexComb
);
return
0
;
}
...
...
@@ -25017,7 +25018,8 @@ int Abc_CommandAbc9Cec( Abc_Frame_t * pAbc, int argc, char ** argv )
pMiter
=
Gia_ManMiter
(
pAbc
->
pGia
,
pSecond
,
1
,
0
,
pPars
->
fVerbose
);
if
(
pMiter
)
{
Cec_ManVerify
(
pMiter
,
pPars
);
pAbc
->
Status
=
Cec_ManVerify
(
pMiter
,
pPars
);
Abc_FrameReplaceCex
(
pAbc
,
&
pAbc
->
pGia
->
pCexComb
);
Gia_ManStop
(
pMiter
);
}
Gia_ManStop
(
pSecond
);
...
...
src/proof/cec/cecCec.c
View file @
71891354
...
...
@@ -48,13 +48,10 @@ void Cec_ManTransformPattern( Gia_Man_t * p, int iOut, int * pValues )
{
int
i
;
assert
(
p
->
pCexComb
==
NULL
);
p
->
pCexComb
=
(
Abc_Cex_t
*
)
ABC_CALLOC
(
char
,
sizeof
(
Abc_Cex_t
)
+
sizeof
(
unsigned
)
*
Abc_BitWordNum
(
Gia_ManCiNum
(
p
))
);
p
->
pCexComb
=
Abc_CexAlloc
(
0
,
Gia_ManCiNum
(
p
),
1
);
p
->
pCexComb
->
iPo
=
iOut
;
p
->
pCexComb
->
nPis
=
Gia_ManCiNum
(
p
);
p
->
pCexComb
->
nBits
=
Gia_ManCiNum
(
p
);
for
(
i
=
0
;
i
<
Gia_ManCiNum
(
p
);
i
++
)
if
(
pValues
[
i
]
)
if
(
pValues
&&
pValues
[
i
]
)
Abc_InfoSetBit
(
p
->
pCexComb
->
pData
,
i
);
}
...
...
@@ -124,6 +121,77 @@ Abc_PrintTime( 1, "Time", clock() - clkTotal );
/**Function*************************************************************
Synopsis []
Description []
SideEffects []
SeeAlso []
***********************************************************************/
int
Cec_ManHandleSpecialCases
(
Gia_Man_t
*
p
,
Cec_ParCec_t
*
pPars
)
{
Gia_Obj_t
*
pObj1
,
*
pObj2
;
Gia_Obj_t
*
pDri1
,
*
pDri2
;
int
i
,
clk
=
clock
();
Gia_ManSetPhase
(
p
);
Gia_ManForEachPo
(
p
,
pObj1
,
i
)
{
pObj2
=
Gia_ManPo
(
p
,
++
i
);
// check if they different on all-0 pattern
// (for example, when they have the same driver but complemented)
if
(
Gia_ObjPhase
(
pObj1
)
!=
Gia_ObjPhase
(
pObj2
)
)
{
Abc_Print
(
1
,
"Networks are NOT EQUIVALENT. Outputs %d trivially differ. "
,
i
/
2
);
Abc_PrintTime
(
1
,
"Time"
,
clock
()
-
clk
);
pPars
->
iOutFail
=
i
/
2
;
Cec_ManTransformPattern
(
p
,
i
/
2
,
NULL
);
return
0
;
}
// get the drivers
pDri1
=
Gia_ObjFanin0
(
pObj1
);
pDri2
=
Gia_ObjFanin0
(
pObj2
);
// drivers are different PIs
if
(
Gia_ObjIsPi
(
p
,
pDri1
)
&&
Gia_ObjIsPi
(
p
,
pDri2
)
&&
pDri1
!=
pDri2
)
{
Abc_Print
(
1
,
"Networks are NOT EQUIVALENT. Outputs %d trivially differ. "
,
i
/
2
);
Abc_PrintTime
(
1
,
"Time"
,
clock
()
-
clk
);
pPars
->
iOutFail
=
i
/
2
;
Cec_ManTransformPattern
(
p
,
i
/
2
,
NULL
);
// if their compl attributes are the same - one should be complemented
assert
(
Gia_ObjFaninC0
(
pObj1
)
==
Gia_ObjFaninC0
(
pObj2
)
);
Abc_InfoSetBit
(
p
->
pCexComb
->
pData
,
Gia_ObjCioId
(
pDri1
)
);
return
0
;
}
// one of the drivers is a PI; another is a constant 0
if
(
(
Gia_ObjIsPi
(
p
,
pDri1
)
&&
Gia_ObjIsConst0
(
pDri2
))
||
(
Gia_ObjIsPi
(
p
,
pDri2
)
&&
Gia_ObjIsConst0
(
pDri1
))
)
{
Abc_Print
(
1
,
"Networks are NOT EQUIVALENT. Outputs %d trivially differ. "
,
i
/
2
);
Abc_PrintTime
(
1
,
"Time"
,
clock
()
-
clk
);
pPars
->
iOutFail
=
i
/
2
;
Cec_ManTransformPattern
(
p
,
i
/
2
,
NULL
);
// the compl attributes are the same - the PI should be complemented
assert
(
Gia_ObjFaninC0
(
pObj1
)
==
Gia_ObjFaninC0
(
pObj2
)
);
if
(
Gia_ObjIsPi
(
p
,
pDri1
)
)
Abc_InfoSetBit
(
p
->
pCexComb
->
pData
,
Gia_ObjCioId
(
pDri1
)
);
else
Abc_InfoSetBit
(
p
->
pCexComb
->
pData
,
Gia_ObjCioId
(
pDri2
)
);
return
0
;
}
}
if
(
Gia_ManAndNum
(
p
)
==
0
)
{
Abc_Print
(
1
,
"Networks are equivalent. "
);
Abc_PrintTime
(
1
,
"Time"
,
clock
()
-
clk
);
return
1
;
}
return
-
1
;
}
/**Function*************************************************************
Synopsis [New CEC engine.]
Description []
...
...
@@ -140,6 +208,13 @@ int Cec_ManVerify( Gia_Man_t * pInit, Cec_ParCec_t * pPars )
Gia_Man_t
*
p
,
*
pNew
;
int
RetValue
,
clk
=
clock
();
double
clkTotal
=
clock
();
// consider special cases:
// 1) (SAT) a pair of POs have different value under all-0 pattern
// 2) (SAT) a pair of POs has different PI/Const drivers
// 3) (UNSAT) 1-2 do not hold and there is no nodes
RetValue
=
Cec_ManHandleSpecialCases
(
pInit
,
pPars
);
if
(
RetValue
==
0
||
RetValue
==
1
)
return
RetValue
;
// preprocess
p
=
Gia_ManDup
(
pInit
);
Gia_ManEquivFixOutputPairs
(
p
);
...
...
@@ -176,31 +251,10 @@ int Cec_ManVerify( Gia_Man_t * pInit, Cec_ParCec_t * pPars )
Gia_ManStop
(
pNew
);
pNew
=
p
;
}
if
(
Gia_ManAndNum
(
pNew
)
==
0
)
{
Gia_Obj_t
*
pObj1
,
*
pObj2
;
int
i
;
Gia_ManForEachPo
(
pNew
,
pObj1
,
i
)
{
pObj2
=
Gia_ManPo
(
pNew
,
++
i
);
if
(
Gia_ObjChild0
(
pObj1
)
!=
Gia_ObjChild0
(
pObj2
)
)
{
Abc_Print
(
1
,
"Networks are NOT EQUIVALENT. Outputs %d trivially differ. "
,
i
/
2
);
Abc_PrintTime
(
1
,
"Time"
,
clock
()
-
clk
);
Gia_ManStop
(
pNew
);
pPars
->
iOutFail
=
i
/
2
;
return
0
;
}
}
Abc_Print
(
1
,
"Networks are equivalent. "
);
Abc_PrintTime
(
1
,
"Time"
,
clock
()
-
clk
);
Gia_ManStop
(
pNew
);
return
1
;
}
if
(
pPars
->
fVerbose
)
{
Abc_Print
(
1
,
"Networks are UNDECIDED after the new CEC engine. "
);
Abc_PrintTime
(
1
,
"Time"
,
clock
()
-
clk
);
Abc_Print
(
1
,
"Networks are UNDECIDED after the new CEC engine. "
);
Abc_PrintTime
(
1
,
"Time"
,
clock
()
-
clk
);
}
if
(
fDumpUndecided
)
{
...
...
@@ -216,7 +270,7 @@ int Cec_ManVerify( Gia_Man_t * pInit, Cec_ParCec_t * pPars )
}
// call other solver
if
(
pPars
->
fVerbose
)
Abc_Print
(
1
,
"Calling the old CEC engine.
\n
"
);
Abc_Print
(
1
,
"Calling the old CEC engine.
\n
"
);
fflush
(
stdout
);
RetValue
=
Cec_ManVerifyOld
(
pNew
,
pPars
->
fVerbose
,
&
pPars
->
iOutFail
);
p
->
pCexComb
=
pNew
->
pCexComb
;
pNew
->
pCexComb
=
NULL
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment