Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
M
MiniEDA
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
MiniEDA
Repository
dev0
Switch branch/tag
MiniEDA
src
History
Find file
Select Archive Format
Source code
Download zip
Download tar.gz
Download tar.bz2
Download tar
use OpenSTA's verilog parser
· 44ce7a53
lvzhengyang
committed
Jan 01, 2023
44ce7a53
Name
Last commit
Last update
..
cmake
Loading commit data...
db_mgr
Loading commit data...
main
Loading commit data...
odb
Loading commit data...
sta
Loading commit data...
thirdparty
Loading commit data...
utl
Loading commit data...
CMakeLists.txt
Loading commit data...
