Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
M
MiniEDA
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
MiniEDA
Repository
0746dec92f1431516c7170c20fc1bf3a306dad7d
Switch branch/tag
MiniEDA
src
sta
verilog
VerilogParse.yy
Find file
Blame
History
Permalink
add sta code
· 0746dec9
lvzhengyang
committed
Dec 29, 2022
0746dec9
VerilogParse.yy
10.2 KB
Edit
