{ "TARGET" : "verilog", "TOP_NAME" : "TestAccel", "BUILD_NAME" : "build", "USE_TRACE" : "off", "TRACE_NAME" : "trace" }