Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
T
tic
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
wenyuanbo
tic
Commits
fcd32e9b
Commit
fcd32e9b
authored
Mar 17, 2018
by
Pariksheet Pinjari
Committed by
Tianqi Chen
Mar 16, 2018
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Documentation issues fixed (#1016)
parent
893a2ae7
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
3 additions
and
3 deletions
+3
-3
tutorials/optimize/opt_gemm.py
+3
-3
No files found.
tutorials/optimize/opt_gemm.py
View file @
fcd32e9b
...
@@ -13,9 +13,9 @@ try these schedules efficiently to enhance the performance.
...
@@ -13,9 +13,9 @@ try these schedules efficiently to enhance the performance.
In this tutorial, we will demonstrate how to use TVM to optimize square matrix multiplication
In this tutorial, we will demonstrate how to use TVM to optimize square matrix multiplication
and achieve 200 times faster than baseline by simply adding 18 extra lines of code.
and achieve 200 times faster than baseline by simply adding 18 extra lines of code.
There are two important optmizations on intense computation applications executed on CPU:
There are two important opt
i
mizations on intense computation applications executed on CPU:
1. Increase the cache hit rate of memory access. Both complex numerical computation and hot-spot
1. Increase the cache hit rate of memory access. Both complex numerical computation and hot-spot
memory access can be acclerated from high cache hit rate. This requires us to transform the
memory access can be acc
e
lerated from high cache hit rate. This requires us to transform the
origin memory access pattern to the pattern fits the cache policy.
origin memory access pattern to the pattern fits the cache policy.
2. SIMD (Single instruction multi-data), or we call it vector processing unit. Every time, a
2. SIMD (Single instruction multi-data), or we call it vector processing unit. Every time, a
small batch of data, rather than a single grid, will be processed. This requires us to
small batch of data, rather than a single grid, will be processed. This requires us to
...
@@ -26,7 +26,7 @@ Actually, all the methodologies used in this tutorial is a subset of tricks ment
...
@@ -26,7 +26,7 @@ Actually, all the methodologies used in this tutorial is a subset of tricks ment
`repo <https://github.com/flame/how-to-optimize-gemm>`_. Some of them have been applied by TVM
`repo <https://github.com/flame/how-to-optimize-gemm>`_. Some of them have been applied by TVM
abstraction automatically, but some of them cannot be simply applied due to TVM constraints.
abstraction automatically, but some of them cannot be simply applied due to TVM constraints.
All the experiment results mentioned below, are executed on 2015's 15' MacBook equiped with
All the experiment results mentioned below, are executed on 2015's 15' MacBook equip
p
ed with
Intel i7-4770HQ CPU. The cache line size should be 64 bytes for all the x86 CPUs.
Intel i7-4770HQ CPU. The cache line size should be 64 bytes for all the x86 CPUs.
"""
"""
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment