Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
T
tic
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
wenyuanbo
tic
Commits
a22a057f
Commit
a22a057f
authored
Oct 20, 2018
by
Alexander Pivovarov
Committed by
Tianqi Chen
Oct 20, 2018
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Fix typo in module.py line 90 (#1947)
parent
2f8237eb
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
1 additions
and
1 deletions
+1
-1
python/tvm/module.py
+1
-1
No files found.
python/tvm/module.py
View file @
a22a057f
...
@@ -87,7 +87,7 @@ class Module(ModuleBase):
...
@@ -87,7 +87,7 @@ class Module(ModuleBase):
If fcompile has attribute object_format, will compile host library
If fcompile has attribute object_format, will compile host library
to that format. Otherwise, will use default format "o".
to that format. Otherwise, will use default format "o".
kwargs : dict, optiona
;
kwargs : dict, optiona
l
Additional arguments passed to fcompile
Additional arguments passed to fcompile
"""
"""
if
self
.
type_key
==
"stackvm"
:
if
self
.
type_key
==
"stackvm"
:
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment