[TIR] Introduce BufferLoad/Store (#5205)
Co-authored-by: Siyuan Feng <hzfengsy@sjtu.edu.cn> This PR introduces BufferLoad/Store to TIR. The new nodes will replace Provide and Call with Tensor arguments in the subsequent refactors.
Showing
include/tvm/tir/var.h
0 → 100644
Please
register
or
sign in
to comment