module top ( out, clk, reset ); output [7:0] out; input clk, reset; reg [7:0] out; always @(posedge clk, posedge reset) if (!reset) begin out <= 8'b00000000; end else out <= out + 1; endmodule